Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of...
Reexamination Certificate
2001-09-14
2004-03-30
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
C438S336000, C438S339000, C438S349000, C438S362000, C438S366000, C438S367000, C438S388000
Reexamination Certificate
active
06713361
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to the field of semiconductor devices and, more specifically, to a method for manufacturing a bipolar junction transistor.
BACKGROUND OF THE INVENTION
Semiconductor devices are used for many applications, and one component used extensively in semiconductor devices is a transistor. There are many different types of transistors, including a bipolar junction transistors. Bipolar junction transistors can be used to make other types of transistors or devices, such as super self-aligned transistors, which are the most efficient bipolar structures to maximize performance.
Many processes are used to manufacture super self-aligned transistors. One such process is etching. For example, etching is used in the manufacturing of super self-aligned transistors to etch polysilicon on single crystal silicon. The etching of polysilicon on single crystal silicon is extremely difficult and ends up in a very small operating process window. A problem with the etching of polysilicon on single crystal silicon is that over-etching or under-etching may occur. Over-etching or under-etching hurts reliability of super self-aligned transistors and reduces yield.
Therefore, semiconductor manufacturers desire a method of etching polysilicon on single crystal silicon that substantially reduces or eliminates over-etching or under-etching.
SUMMARY OF THE INVENTION
The challenges in the field of semiconductor devices continue to increase with demands for more and better techniques having greater flexibility and adaptability. Therefore, a need has arisen for a new method for manufacturing a bipolar junction transistor.
In accordance with the present invention, a method for manufacturing a bipolar junction transistor is provided that addresses disadvantages and problems associated with previously developed methods.
According to one embodiment of the invention, a method for manufacturing bipolar junction transistors includes disposing a first oxide layer between a semiconductor substrate and a base polysilicon layer, forming a dielectric layer outwardly from the base polysilicon layer, and forming an emitter region by removing a portion of the dielectric layer and a portion of the base polysilicon layer. The method further includes removing a portion of the first oxide layer to form undercut regions adjacent the emitter region and to enlarge the emitter region, and forming an oxide pad outwardly from the semiconductor substrate in the emitter region.
Embodiments of the invention provide numerous technical advantages. For example, a technical advantage of one embodiment of the present invention is that a process margin for over-etching is provided by utilizing selective oxidation to form an etch stop where polysilicon is to be etched on single crystal silicon. Another technical advantage of one embodiment of the present invention is that the etch stop substantially reduces or eliminates under-etching, as well as over-etching, thereby increasing the reliability and yield of semiconductor devices having bipolar junction transistors.
Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.
REFERENCES:
patent: 5019525 (1991-05-01), Virkus et al.
patent: 5221857 (1993-06-01), Kano
patent: 5648279 (1997-07-01), Imai
patent: 5843828 (1998-12-01), Kinoshita
patent: 606001 (1994-07-01), None
B.Van Schravendijk, et al., “Thin Base Formation by Double Diffused Polysilicon Technology,”IEEE 1988 Bipolar Circuits&Technology Meeting, Paper 6.6, 88CH2592-4, pp. 132-135.
G. P. Li, et al., “An Advanced High-Performance Trench-Isolated Self-Aligned Bipolar Technology,”IEEE Transactions on Electron Devices, vol. ED-34, No. 11, Nov. 1987, ©1987 IEEE, pp. 2246-2253.
Brighton Jeffrey E.
Nawaz Samuel Z.
Brady III W. James
Brewster William M.
Coleman W. David
McLarty Peter K.
Telecky , Jr. Frederick J.
LandOfFree
Method of manufacturing a bipolar junction transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a bipolar junction transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a bipolar junction transistor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3249231