Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1984-09-12
1986-02-25
Ozaki, George T.
Metal working
Method of mechanical manufacture
Assembling or joining
27578, 27580, 27591, 148187, H01L 2138
Patent
active
045718156
ABSTRACT:
A vertical channel junction gate electric field controlled device (e.g., a field effect transistor or a field controlled thyristor) includes a semiconductor base region layer, and a plurality of grooves having vertical walls formed in the upper surface of the base region layer. Between the grooves on the upper surface of the base region layer but not extending to the grooves are upper electrode regions, for example, source electrode regions or cathode electrode regions. Formed in the groove bottoms and sidewalls are junction gate regions. Upper electrode terminal metallization is evaporated generally on the upper device layer, and gate terminal metallization is over the junction gate regions at the bottoms of the grooves. The disclosed structure thus has continuous metallization along the recessed gate regions for a low-resistance gate connection. The structure facilitates fabrication by methods, also disclosed, which avoid any critical photolithographic alignment steps in masking to define the locations of the source (or cathode) and gate regions, and avoid the need for any mask or mask alignment for metal definition when forming electrode metallization. As a result of the structure of the upper electrode and gate regions, it is not critical to avoid any metal deposition on the groove sidewalls.
REFERENCES:
patent: 3855608 (1974-12-01), George et al.
patent: 3953879 (1976-04-01), O'Connor-d'Arlach et al.
patent: 4037245 (1977-07-01), Ferro
patent: 4070690 (1978-01-01), Wickstrom
patent: 4199771 (1980-04-01), Nishizaura et al.
patent: 4343015 (1982-08-01), Baliga et al.
patent: 4364073 (1982-12-01), Becke et al.
patent: 4437925 (1984-03-01), Cogan
patent: 4477963 (1984-10-01), Cogan
Baliga, International Electron Devices Meeting, "Recessed Gate Junction Field Effect Transistors", Dec. 5-7, 1980, pp. 784-786.
Baliga Bantval J.
Love Robert P.
Davis Jr. James C.
General Electric Company
Ozaki George T.
Rafter John R.
Snyder Marvin
LandOfFree
Method of making vertical channel field controlled device employ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making vertical channel field controlled device employ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making vertical channel field controlled device employ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1004789