Method of making topographic pattern delineated power MOSFET wit

Details Method of making topographic pattern delineated power MOSFET wit Method of making topographic pattern delineated power MOSFET wit

1990-01-02

1991-05-28

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 40, 437 41, 437 44, 437191, 437228, 437233, 437235, 357 234, H01L 2170

Patent

active

050195220

ABSTRACT:
A dopant-opaque layer of polysilicon is deposited on gate oxide on the upper substrate surface to serve as a pattern definer during fabrication of the device. It provides control over successive P and N doping steps used to create the necessary operative junctions within a silicon substrate and the conductive structures formed atop the substrate. A trench is formed in the upper silicon surface and a source conductive layer is deposited to electrically contact the source region as a gate conductive layer is deposited atop the gate oxide layer. The trench sidewall is profile tailored using a novel O.sub.2 -SF.sub.6 plasma etch technique. An oxide sidewall spacer is formed on the sides of the pattern definer and gate oxide structure, before depositing the conductive material. A planarizing layer is applied and used as a mask for selectively removing any conductive material deposited atop the oxide spacer. The polysilicon layer on the oxide is reduced in thickness during trenching so that any conductive material deposited atop the spacers protrude upward for easy removal of excess, conductive material. The sidewall spacers can be sized, either alone or in combination with profile tailoring of the trench, to control source-region width (i.e., parasitic pinched base width) and proximity of the source conductor to the FET channel. Electrical contact between the source conductive layer and the source regions is enhanced by forming a low-resistivity layer between them.

REFERENCES:
patent: 4419811 (1983-12-01), Rice
patent: 4459605 (1984-07-01), Rice
patent: 4466176 (1984-08-01), Temple
patent: 4503598 (1985-05-01), Vora et al.
patent: 4516143 (1985-05-01), Love

Affiliated with

Also associated with

Rating

Method of making topographic pattern delineated power MOSFET wit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making topographic pattern delineated power MOSFET wit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making topographic pattern delineated power MOSFET wit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-35808