Fishing – trapping – and vermin destroying
Patent
1993-03-15
1996-04-30
Fourson, George
Fishing, trapping, and vermin destroying
437912, H01L 21265
Patent
active
055124992
ABSTRACT:
A method of fabricating a MESFET is comprised of providing a semiconductor material having a channel region formed therein, forming a gate on the semiconductor material over the channel region, forming a spacer adjacent a first portion of the gate disposed on the semiconductor material, and forming a hard mask disposed on a second portion of the gate and on a portion of the semiconductor material.
REFERENCES:
patent: 4542577 (1985-09-01), Jackson
patent: 4559693 (1985-12-01), Kamei
patent: 4636822 (1987-01-01), Codella et al.
patent: 4729966 (1988-03-01), Kashino et al.
patent: 4769339 (1988-09-01), Ishii
patent: 4792531 (1988-12-01), Kakihana
patent: 4847212 (1989-07-01), Balzan et al.
patent: 4855246 (1989-08-01), Codella et al.
patent: 4902635 (1990-02-01), Imamura et al.
patent: 4956308 (1990-09-01), Griffis et al.
patent: 4962054 (1990-10-01), Shikata
patent: 4992387 (1991-02-01), Tamura
patent: 5001077 (1991-03-01), Sakai
patent: 5036017 (1991-07-01), Noda
patent: 5043294 (1991-08-01), Willer et al.
"Submicron-Gate Self-Aligned Gallium Arsenide FET Fabrication", IBM Technical Disclosure Bulletin, vol. 28, No. 6, Nov. 1985, pp. 2687-2690.
Cambou Bertrand F.
Gilbert James G.
Hansell Gregory L.
Dutton Brian K.
Fourson George
Jackson Miriam
Motorola Inc
LandOfFree
Method of making symmetrical and asymmetrical MESFETS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making symmetrical and asymmetrical MESFETS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making symmetrical and asymmetrical MESFETS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-628252