Method of making stress released VLSI structure by the formation

Details Method of making stress released VLSI structure by the formation Method of making stress released VLSI structure by the formation

1993-06-30

1995-02-28

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437231, 437977, 437195, H01L 21465

Patent

active

053937090

ABSTRACT:
A new method of forming stress releasing voids within the intermetal dielectric of an integrated circuit is achieved. A first layer of patterned metallization is provided over semiconductor device structures in and on a semiconductor substrate. A silicon oxide layer is deposited overlying the first patterned metal layer. A silicon nitride layer is deposited over the silicon oxide layer. A metal layer is deposited over the silicon nitride layer and etched to form silicon nodules on the surface of the silicon nitride layer. The silicon nitride layer is etched away to the underlying silicon oxide layer wherein the silicon nitride under the silicon nodules remains in the form of pillars. The surface of the silicon oxide layer is coated with a spin-on-glass material which is baked and cured. The silicon nodules and silicon nitride pillars are removed, leaving voids within the spin-on-glass layer. A second layer of silicon oxide is deposited overlying the spin-on-glass layer to complete formation of the porous intermetal dielectric of the said integrated circuit.

REFERENCES:
patent: 5099304 (1992-03-01), Takemura et al.
patent: 5119164 (1992-06-01), Sliwa, Jr. et al.
patent: 5229325 (1993-07-01), Park et al.
patent: 5278103 (1994-01-01), Mallon et al.

Affiliated with

Also associated with

Rating

Method of making stress released VLSI structure by the formation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making stress released VLSI structure by the formation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making stress released VLSI structure by the formation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-848290