Fishing – trapping – and vermin destroying
Patent
1994-05-31
1995-12-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437190, H01L 2144
Patent
active
054768179
ABSTRACT:
A method for manufacturing semiconductor device having metal leads 14 with improved reliability, and device for same, comprising metal leads 14 on a substrate 12, a low-dielectric constant material 18 at least between the metal leads 14, and thermoconductive insulating layer 22 deposited on the metal leads 14 and the low-dielectric constant material 18, and dummy leads 16 proximate metal leads 14. Heat from the metal leads 14 is transferable to the dummy leads 16 and thermoconductive insulating layer 22, which are both capable of dissipating the heat. A thin thermoconductive layer 24 may be deposited over the metal leads 14 prior to depositing at least the low-dielectric constant material 18 and the thermoconductive insulating layer 22. The low-dielectric constant material 18 has a dielectric constant of less than 3.5. An advantage of the invention is to improve reliability of metal leads for circuits using low-dielectric constant materials.
REFERENCES:
patent: 4987101 (1991-01-01), Kaanta et al.
patent: 5103288 (1992-04-01), Sakamoto et al.
patent: 5155576 (1992-10-01), Mizushima
patent: 5324683 (1994-06-01), Fitch et al.
Wolf et. al, vol. II, Silicon Processing for the VLSI Era, Lattice Press, 1990.
Takashi Fukada and Takashi Akahori, "Preparation of SiOF Films with Low Dielectric Constant by ECR Plasma Chemical Vapor Deposition", International Conference on Solid State Devices and Materials, 1993, pp. 158-160.
P. Bruesch, F. Stucki, Th. Baumann, P. Kluge-Weiss, B. Bruhl, L. Niemeyer, R. Strumpler, B. Ziegler, M. Mielke, "Electrical and Infrared Dielectrical Properties of Silica Aerogels and of Silica-Aerogel-Based Composites", Appl. Phys. A 57, 1993, pp. 329-337.
Shinichi Ito and Yoshio Homma, "Application of Surface Reformed Thick Spin-on-Glass to MOS Device Planarization", Electrochem. Soc., vol. 137, no. 4, Apr. 1990, pp. 1213-1218.
"Chronological Scientific Tables" Ed. Tokyo Astronomical Observatory, Published in Maruzen, Tokyo (1986).
K. E. Goodson, M. I. Flik, L. T. Su, and Dimitri A. Antoniadis, Fellow, IEEE, "Annealing-Temperature Dependence of the Thermal Conductivity of LPCVD Silicon-Dioxide Layers", IEEE Device Letters, vol. 14, No. 10, Oct., 1993, pp. 490-492.
E. U. Condon, Ph.D., "Heat and Thermodynamics", Handbook of Physics, Second Edition.
Katsuyuki Musaka, Shinsuke Mizuno, Kiyoaki Hara, "Single Step Gap Filling Technology For Subhalf Micron Metal Spacings on Plasma Enhanced TEOS/O.sub.2 Chemical Vapor Deposition System", Applied Materials Japan Inc. Technology Center, pp. 510-512.
Takashi USAMI, Kimiaki Shimokawa and Masaki Yoshimaru, "Low Dielectric Constatn Interlayer Using Flouride Doped Silicon Oxide", 1993 Internation Conference on Solid State Devices and Materials, Makuhari, pp. 161-163.
Brady James
Donaldson Richard
Gurley Lynne A.
Hearn Brian E.
Houston Kay
LandOfFree
Method of making reliable metal leads in high speed LSI semicond does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making reliable metal leads in high speed LSI semicond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making reliable metal leads in high speed LSI semicond will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-992009