Method of making planarized Josephson junction devices

Coating processes – Electrical product produced – Superconductor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

427 99, 427250, 4272554, 4272555, 4272557, 427404, 4274192, 156656, 1566591, H01L 3924

Patent

active

044180950

ABSTRACT:
The present invention teaches a method of planarizing built-up vacuum deposited surfaces or areas on Josephson junction and semiconductor devices so that successively deposited layers do not replicate the undulations of previous layers. After a surface layer is deposited in a vacuum system and part of the surface is etched, a raised surface is generated. A photoresist lift-off stencil is applied to the surface to be preserved and the material to be removed is removed by isotropically etching so as to leave an overhang or ledge of photoresist material over the area of the material retained. A new layer of material is now deposited by vacuum deposition so as to almost fill the area to be planarized. A small gap remains between the top of the new material being vacuum deposited and the botton of the photoresist stencil so that solvent can be introduced to the stencil. When the photoresist stencil is removed, the top of surface being preserved is substantially planar with the new layer of material.

REFERENCES:
patent: 3985597 (1976-10-01), Zielinski
patent: 4123565 (1978-10-01), Sumitomo et al.
patent: 4129167 (1978-12-01), Sigsbee
patent: 4224361 (1980-09-01), Romankiw
patent: 4256816 (1981-03-01), Dunkleberger
patent: 4339305 (1982-07-01), Jones
patent: 4353935 (1982-10-01), Symersky
Greiner et al., Fabrication Process for Josephson Integrated Circuits, IBM J. Res. Develop., vol. 24, No. 2, Nov. 1980.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making planarized Josephson junction devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making planarized Josephson junction devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making planarized Josephson junction devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-607431

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.