Fishing – trapping – and vermin destroying
Patent
1992-03-20
1993-04-20
Quach, T. N.
Fishing, trapping, and vermin destroying
437176, 437912, 437978, H01L 21338
Patent
active
052042782
ABSTRACT:
After a silicon nitride film is deposited on a compound semiconductor substrate, another insulating film such as a silicon dioxide film is provided thereon so as to define a channel region in the semiconductor substrate. Impurity ions such as Si ions are selectively implanted into the semiconductor substrate in the presence of the silicon nitride film and the insulating film, thereby providing source and drain regions and the channel region therein. The insulating film and the silicon nitride film located above the channel region are successively removed to provide a Schottky gate electrode thereon. The silicon nitride film is selectively removed from the substrate surface to provide source and drain electrodes on their regions. Accordingly, MESFETs can be produced without exposing the substrate surface during its manufacture.
REFERENCES:
patent: 4277883 (1981-07-01), Kaplan
patent: 4344980 (1982-08-01), Yoder
patent: 4505023 (1985-03-01), Tseng et al.
patent: 4732871 (1988-03-01), Buchmann et al.
patent: 4782031 (1988-11-01), Hagio et al.
patent: 4863879 (1989-09-01), Kwok
"An Ideal-Profile Implantation Process for GaAs Analog MMICs", GaAs IC Symposium, Technical Digest, Oct. 28-30, 1986; Ohta et al. , pp. 55-58.
"Selective Area Ion Implantation for Gallium Arsenide Microwave Devices and Circuits", G.E.C. Journal of Research, vol. 1, No. 3, 1983; Bartle et al., pp. 174-177.
"A Single Step Selective Implantation Technology for Multiply Doped Layers Using Proximity Annealing", IEEE Electron Device Letters, vol. EDL-2, No. 12, Dec. 1981; Duncan et al., pp. 309-311.
Ghandhi, S. K., VLSI Fabrication Principles, John Wiley & Sons, 1983, pp. 419-429, 345-352.
Imamura Souichi
Suga Toru
Kabushiki Kaisha Toshiba
Quach T. N.
LandOfFree
Method of making MES field effect transistor using III-V compoun does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making MES field effect transistor using III-V compoun, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making MES field effect transistor using III-V compoun will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525814