Method of making interlayer panels

Details Method of making interlayer panels Method of making interlayer panels

2007-02-20

2007-02-20

Trinh, Minh (Department: 3729)

Metal working

Method of mechanical manufacture

Electrical device making

C029S825000, C029S832000, C029S833000, C029S841000, C029S847000, C174S260000, C361S763000

Reexamination Certificate

active

10718044

ABSTRACT:
Innerlayer panels are provided with high density fiducials during manufacture. The fiducials can be identified using X-rays without etching away portions of the innerlayer panel to expose the fiducials.

REFERENCES:
patent: 4190854 (1980-02-01), Redfern
patent: 5426850 (1995-06-01), Fukutomi et al.
patent: 5952241 (1999-09-01), Baker et al.
patent: 6237218 (2001-05-01), Ogawa et al.
patent: 6317023 (2001-11-01), Felten
patent: 6597757 (2003-07-01), Ida et al.
patent: 6609297 (2003-08-01), Hiramatsu et al.
patent: 6631551 (2003-10-01), Bowles et al.
patent: 2002/0179329 (2002-12-01), Fukuoka et al.
patent: 2003/0154592 (2003-08-01), Felten
patent: 1 265 466 (2002-12-01), None
patent: 1 307 079 (2003-05-01), None
patent: 2-153589 (1990-06-01), None
patent: 2001-168491 (1999-12-01), None
patent: 2003-92460 (2002-05-01), None
Felten, J., Ferguson, S., Embedded Ceramic Resistors and Capacitors in PWB—Process and Design, IPC Printed Circuits Expo, Long Beach, California, Mar. 2002.
Felten, J., Snogren, R., and Zhou, J., Embedded Ceramic Resistors and Capacitors in PWB: Process and Performance, Fall IPC Meeting, Orlando, Florida, Oct. 11, 2001.
Borland, W., Felten, J., Thick Film Ceramic Capacitors and Resistors inside Printed Circuit Boards, 34th International Symposium on Microelectronics (IMAPS), Baltimore, MD., Oct. 9-11, 2001.
John Felten and Saul Ferguson, Embedded Ceramic Resistors and Capacitors for PWB, IP Printed Circuit Expo, San Diego, CA, Apr. 2000.
John J. Felten and Saul Ferguson, Ceramic Resistors and Capacitors Embedded in PWB, IPC, San Diego, Apr. 5, 2000.
John J. Felten and Saul Ferguson, Ceramic Resistors and Capacitors Embedded in PWB, IMAPS, Denver, Apr. 29, 2000.
John J. Felten and William J. Borland, Embedded Ceramic Passives in PWB: Process Development, IPC Printed Circuit Expo, Anaheim, CA, Apr. 2001.
John J. Felten and William J. Borland, Ceramic Resistors and Capacitors Embedded in PWB's, IPC Expo, Apr. 3, 2001.
William Borland, Designing for Embedded Passives, Printed Circuit Design, Aug. 2001.
Dr. Kim Fjeldsted and Stacey L. Chase, Embedded Passives: Laser Trimmed Resistors, CircuitTree, vol. 70, Mar. 2002.
William J. Borland and Saul Ferguson, Embedded Passive Components in Printed Wiring Boards, a Technology Review, To be published in CircuiTree Magazine, 2001.
Jiming Zhou, John D. Myers and John J. Felten, Embedded Passives Technology for PCBs: Materials, Design, and Process, IMAPS 2002 Conference, Denver, CO, Sep. 4-6, 2002.
John J. Felten, Electronic Circuits World Convention, Paper No. IPC31, Advanced Embedded Passives Technologies—Putting Ceramic Components into Organic PWBs.
William Borland, John J. Felten, Saul Ferguson, Alton B. Jones and Angela A. Lawrence, Embedded Singulated Ceramic Passives in Printed Wiring Boards, IMAPS Advanced Technology Workshop on Passive Integration, Ogunquit, ME, Jun. 19-21, 2002.
Richard C. Snogren, Embedded Passives, a Review, IPC Designers Learning Symposium, Oct. 3, 2002, Toronto ON, CN.
Patent Abstracts of Japan, vol. 1998, No. 06, Apr. 30, 1998 & JP 10 051143 A (Oki Purintetsudo Circuit KK), Feb. 20, 1998, Abstract.
Patent Abstracts of Japan, vol. 2000, No. 02, Feb. 29, 2000 & JP 11 330316 A (Nec Tohoku Ltd), Nov. 30, 1999, Abstract.
Patent Abstracts of Japan, vol. 2000, No. 22, Mar. 9, 2001 & JP 2001 135941 A (Matsushita Electric Works Ltd.), May 18, 2001, Abstract.
Patent Abstracts of Japan, vol. 2000, No. 16, May 8, 2001 & JP 2001 022099 A (Adtec Engineering Co. Ltd.), Jan. 26, 2001, Abstract.

Affiliated with

Also associated with

Rating

Method of making interlayer panels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making interlayer panels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making interlayer panels will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3869440