Metal treatment – Compositions – Heat treating
Patent
1981-12-23
1983-11-01
Saba, W. G.
Metal treatment
Compositions
Heat treating
29571, 29576B, 29576E, 29576W, 29578, 148175, 357 42, 357 49, 357 50, H01L 2120, H01L 21265, H01L 2176
Patent
active
044128681
ABSTRACT:
A method of making an integrated circuit is described. The method includes providing a substrate of single crystal silicon semiconductor material having low minority carrier lifetime, forming an insulating layer of silicon dioxide overlying a major surface of the substrate, forming a plurality of apertures in the insulating layer which expose a plurality of selected portions of the major surface of the substrate, and epitaxially growing a layer of silicon on each of the selected portions of the major surfaces of the substrate.
REFERENCES:
patent: 3296040 (1967-01-01), Wigton
patent: 3316130 (1967-04-01), Dash et al.
patent: 3622382 (1971-11-01), Karl et al.
patent: 3634150 (1972-01-01), Horn
patent: 3746908 (1973-07-01), Engeler
patent: 4053925 (1977-10-01), Burr et al.
patent: 4101350 (1978-07-01), Possley et al.
patent: 4320409 (1982-03-01), Shoji
Magdo et al., "Fabricating Complementary Transistors", I.B.M. Tech. Discl. Bull., vol. 15, No. 7, Dec. 1972, pp. 2294-2295.
Das et al., "Structure for Lowering Power Dissipation . . . Circuits", I.B.M. Tech. Discl. Bull., vol. 22, No. 8B, Jan. 1980, pp. 3703-3704.
Izumi et al., "High Speed C-MOS . . . by Ion Implantation", Proc. 11th Conf., Solid State Devices, Tokyo, (1979), Jap. J. Appl. Phys. 19, pp. 151-154, (1980).
Antipov, I., "Forming Complementary Field-Effect . . . Transistors", I.B.M. Tech. Discl. Bull., vol. 16, No. 8, Jan. 1974, pp. 2701-2703.
Thibodeaux, E., "Getting the Most Out of C-MOS . . . Jobs", Electronics, Dec. 25, 1975, pp. 69-74.
Kahng, D., "Silicon Integrated Circuits-Part B", Textbook, Applied Solid State Science, Supplement #2, Academic Press, N.Y., 1981.
Taft, E. A., "Epitaxial Growth of Doped Silicon Using an Iodine Cycle", J. Electrochem. Soc., vol. 118, No. 9, Sep. 1971, pp. 1535-1538.
Brown Dale M.
Vosburgh Kirby G.
Davis Jr. James C.
General Electric Company
Saba W. G.
Snyder Marvin
Zaskalicky Julius J.
LandOfFree
Method of making integrated circuits utilizing ion implantation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making integrated circuits utilizing ion implantation , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making integrated circuits utilizing ion implantation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2167399