Fishing – trapping – and vermin destroying
Patent
1993-07-01
1994-10-25
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 50, 437193, 437200, H01L 21265
Patent
active
053588860
ABSTRACT:
An integrated circuit structure, and a method of making same is disclosed wherein one or more patternable busses of conductive material (such as polysilicon) interconnect electrode strips (such as gate electrode strips) of the same conductive material formed over active areas (such as MOS islands). The busses are formed on the structure over field oxide portions thereon during the initial step of patterning the layer of conductive material to expose the active areas and to form the electrodes thereover. After further processing to form other electrode regions in the active areas (e.g., source and drain regions in N-MOS and P-MOS islands), but prior to formation of an insulation layer over the structure for formation of a metal layer thereon, the busses are subjected to a further patterning step to form custom interconnections, as desired, between various electrodes in the integrated circuit structure. By forming such busses during the initial patterning step to form a genetic structure, and then providing a second patterning step, wherein custom interconnections are formed in the layer of conductive material between electrodes of various active devices, some of the custom interconnections to form specific electrical circuits, formerly implemented at the metal layer level, can be eliminated, thereby reducing the total number of contacts formed between the electrodes and the metal layer or layers, as well as simplifying the metal wiring needed to form the desired electrical circuit.
REFERENCES:
patent: 4319396 (1982-03-01), Law et al.
patent: 4345365 (1982-08-01), Carrigan
patent: 4561168 (1985-12-01), Pitzer et al.
patent: 4677735 (1987-07-01), Malhi
patent: 4753896 (1988-06-01), Matloubian
patent: 4804636 (1989-02-01), Groover, III et al.
patent: 5010032 (1991-04-01), Tang et al.
patent: 5034348 (1991-07-01), Hartswick et al.
patent: 5256894 (1993-10-01), Shino
Weste, Neil H., et al., Principles of CMOS VLSI Design: A Systems Perspective, Reading, Mass.: Addison-Wesley Publishing Company, pp. 58-60, 76-80, and 86-89 (Date Unknown).
Carmichael Tim
Padmanabhan Gobi
Yee Abraham
Yeh Stanley
Chaudhuri Olik
LSI Logic Corporation
Taylor John P.
Tsai H. Jey
LandOfFree
Method of making integrated circuit structure with programmable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making integrated circuit structure with programmable , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making integrated circuit structure with programmable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-134973