Method of making integrated circuit package containing inner lea

Details Method of making integrated circuit package containing inner lea Method of making integrated circuit package containing inner lea

1993-10-22

1994-10-25

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437220, 437977, 257666, H01L 2160

Patent

active

053589068

ABSTRACT:
A lead on chip package comprising a semiconductor chip having a plurality of bonding pads and a plurality of minute protrusions formed at both side portions of the upper surface thereof, an insulating film made of a fluoroethylene film having knurled surfaces, and a plurality of inner leads each directly connected to each corresponding bonding pad of the semiconductor chip and provided with knurled surfaces. The formation of minute protrusions is accomplished by using a radio frequency (RF)-sputtering process at a low temperature. The formation of the knurled surfaces at the inner leads can be accomplished by passing the inner leads between rollers each having a knurled outer surface or by coating a nodule or dendrite layer over the surfaces of inner leads by an electro-plating using a high current density. Using the fluoroethylene film, the insulating film can reduce in thickness. By virtue of the knurled surfaces formed at the inner leads and the insulating film, the adhesion can be improved. It is also possible to prevent an occurrence of parasitic capacitance. As a result, there is provided an effect of assisting packages to be laminate.

REFERENCES:
patent: 4003073 (1977-01-01), Helda et al.
patent: 4151543 (1979-04-01), Hayakawa et al.
patent: 5108950 (1992-04-01), Wakabayashi et al.
patent: 5164815 (1992-11-01), Lim
patent: 5175060 (1992-12-01), Enomoto et al.
patent: 5202289 (1993-04-01), Van Kempen
patent: 5278429 (1994-01-01), Takenaka et al.
"High Strength Thermocompression Bonds", IBM Tech. Dis. Bulletin, vol. 30, No. 7, Dec. 1987, pp. 208-209.

Affiliated with

Also associated with

Rating

Method of making integrated circuit package containing inner lea does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making integrated circuit package containing inner lea, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making integrated circuit package containing inner lea will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-135248