Fishing – trapping – and vermin destroying
Patent
1993-11-08
1995-08-15
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437211, 437214, 437217, 437219, 437220, H01L 2160
Patent
active
054419182
ABSTRACT:
A package for integrated circuit dies is disclosed comprising a ceramic base capable of having an integrated circuit die mounted to a central portion of one surface thereof to provide heat dissipation for the die; a lead frame with a central opening secured to the periphery of the same surface of the ceramic base; a raised frame member secured to both the lead frame and the peripheral portions of the same surface of the ceramic base exposed between the leads on the lead frame; a die mounted to the exposed central portion of the surface of the ceramic base surrounded by the lead frame and the raised frame member, and electrically bonded to leads on the lead frame; and a plastic potting material over and around the edges of the integrated circuit die and in contact with the exposed portion of the surface of the ceramic base adjacent the die, portions of the lead frame; and inner portions of the raised frame member to thereby encapsulate the integrated circuit die. The package is formed by first bonding a lead frame having a central opening (no die paddle) to the ceramic base. A raised frame member having a similarly shaped central opening is then bonded to the lead frame, and the ceramic base, leaving a central exposed portion of the surface of the ceramic base surrounded by the lead frame and raised frame member. The die is then bonded to this exposed surface of the ceramic base and then encapsulated with a potting resin after wire bonding of the die to the leads.
REFERENCES:
patent: 3650778 (1972-03-01), Dumesnil et al.
patent: 3706840 (1972-12-01), Moyle et al.
patent: 4142203 (1979-02-01), Dietz
patent: 4143456 (1979-03-01), Inoue
patent: 4218701 (1980-08-01), Shirasaki
patent: 4622433 (1986-11-01), Frampton
patent: 4633573 (1987-01-01), Scherer
patent: 4691225 (1987-09-01), Murakami et al.
patent: 4827082 (1989-05-01), Horiuchi et al.
patent: 4908086 (1990-03-01), Goodrich et al.
patent: 5037779 (1991-08-01), Whalley et al.
patent: 5057903 (1991-10-01), Olla
patent: 5068708 (1991-11-01), Newman
patent: 5070041 (1991-12-01), Katayama et al.
patent: 5102829 (1992-04-01), Cohn
patent: 5122858 (1992-06-01), Mahulikar et al.
patent: 5175612 (1992-12-01), Long et al.
patent: 5208188 (1993-05-01), Newman
patent: 5237205 (1993-08-01), Newman
Matsumoto Hiroshi
Morisaki Maysayuki
Uegaki Shoji
Hearn Brian E.
LSI Logic Corporation
Picardat Kevin M.
Taylor John P.
LandOfFree
Method of making integrated circuit die package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making integrated circuit die package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making integrated circuit die package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181588