Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Forming lateral transistor structure
Reexamination Certificate
1995-06-07
2002-04-16
Pham, Long (Department: 2822)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Forming lateral transistor structure
Reexamination Certificate
active
06372596
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of integrated circuit fabrication. Specifically, the present invention relates to a structure and method for fabricating bipolar transistors.
BACKGROUND OF THE INVENTION
One of the properties which inhibits the high frequency and high speed digital operation of bipolar transistors is the capacitive coupling between the base and the collector and emitter of the bipolar transistor. The capacitive coupling occurs across the depletion regions of the respective junctions. This phenomenon is well known and is explained in Sze, PHYSICS OF SEMICONDUCTOR DEVICES, pp. 79-81(1981). Using simple a parallel plate capacitor model, the equation for the capacitance of a junction is
C=K
o
A/d where,
C is the capacitance of the junction,
k is the dielectric constant of the material between the “plates” of the capacitor,
eo is the permitivity of free space,
A is the area of the “plates”, and
d is the width of the junction depletion region.
Thus the capacitance of a junction is directly proportional to the area of the junction and is inversely proportional to the width of the junction depletion region. Thus, there are three ways of decreasing the capacitance of a junction: decreasing the dielectric constant of the junction material or a portion of the junction, decreasing the area of the junction and increasing the thickness of the junction. Because the active junction must consist of semiconductor material, it is usually impractical to change the dielectric constant of the active junction. Therefore, in order to reduce the capacitance of a junction, the active junction area must be decreased, the effective junction thickness must be increased and/or the dielectric constant of the parasitic junction regions must be decreased.
FIG. 1
is a side view of a prior art horizontal bipolar transistor. An N-type epitaxial layer is formed on substrate
1
and isolation oxide regions
2
are formed in this epitaxial layer. Base region
5
, collector region
3
and emitter region
4
are formed in the epitaxial layer. Parasitic capacitances occur between the base and both the collector and the emitter. It is an object of the present invention to minimize these capacitances in a horizontal bipolar transistor.
SUMMARY
In one embodiment of a horizontal bipolar transistor constructed in accordance with the teachings of this invention, oxygen is implanted into the horizontal bipolar transistor to provide a silicon dioxide layer between the base region and both the collector and the emitter of the horizontal bipolar transistor. This silicon dioxide layer reduces the actual interface area of the base to collector and base to emitter junctions, thereby decreasing the capacitance transistor. In addition, the thickness and dielectric constant of the silicon dioxide layer is such that the capacitance across the silicon dioxide layer, and thus between the base and the emitter of collector, is minimal relative to the base to emitter or collector capacitance provided by the base to emitter or collector junction itself because the dielectric constant of silicon dioxide is approximately 3.9 which is much less than the dielectric constant of crystalline silicon which is approximately 11.7.
In an alternative embodiment, nitrogen ions are implanted to form silicon nitride regions rather than silicon dioxide regions.
In yet another alternative embodiment, oxygen and nitrogen ions are implanted to form both silicon nitride and silicon dioxide regions rather than either species alone.
REFERENCES:
patent: T861057 (1969-04-01), Lin
patent: 3549432 (1970-12-01), Sivertsen
patent: 3885999 (1975-05-01), Fusardi et al.
patent: 4339767 (1982-07-01), Horng et al.
patent: 4412868 (1983-11-01), Brown et al.
patent: 4492008 (1985-01-01), Anantha et al.
patent: 4571609 (1986-02-01), Hatano
patent: 4621277 (1986-11-01), Ito et al.
patent: 4631570 (1986-12-01), Birrittella et al.
patent: 4769687 (1988-09-01), Nakazato et al.
patent: 4829359 (1989-05-01), O et al.
patent: 5395771 (1995-03-01), Nakato
patent: 5514897 (1996-05-01), Nakato
patent: 5230175 (1977-07-01), None
patent: 0241963 (1988-10-01), None
H. H. Berger, “Method . . . Lateral Transistor”, IBM Technical Disclosure Bull., vol. 23, No. 3, Aug. 1980.*
K.G. Ashar, “Insulating . . . Transistor”, IBM Tech. Dis. Bull., vol. 14, No. 5 Oct. 1971.
LandOfFree
Method of making horizontal bipolar transistor with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making horizontal bipolar transistor with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making horizontal bipolar transistor with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2825747