Fishing – trapping – and vermin destroying
Patent
1990-03-02
1990-11-13
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 40, 437 41, 437235, 437247, 357 234, H01L 21265
Patent
active
049701738
ABSTRACT:
A vertical field effect transistor having a first low resistivity region which determines breakdown voltage and a second low resistively region which is formed underneath a portion of a source is provided. The second low resistivity region lowers the gain of a parasitic bipolar transistor, and lowers resistance of a base region under the source of the field effect transistor, improving the commutating safe operating area of the vertical field effect transistor.
REFERENCES:
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4620211 (1986-10-01), Baliga et al.
patent: 4680604 (1987-07-01), Nakagawa et al.
patent: 4684413 (1987-08-01), Goodman et al.
patent: 4705759 (1987-11-01), Lidow
patent: 4748103 (1988-05-01), Hollinger
patent: 4774198 (1988-02-01), Contiero et al.
patent: 4803532 (1989-02-01), Mihara
patent: 4855799 (1989-08-01), Tanabe et al.
patent: 4868138 (1989-09-01), Cham et al.
patent: 4902636 (1990-02-01), Akiyama
patent: 5779123 (1988-10-01), Bencuya et al.
Mutsushio et al.; "An Isolated Gate Bipolar Transistor with aligned DMOS Structure", IEDM 88-813, 1988.
Matsuhio Mori et al., "An Isolated Gate Bipolar Transistor with Self-Aligned DMOS Structure IEDM", 1988, pp. 813-816.
Barbee Joe E.
Hearn Brian E.
Langley Stuart T.
Motorola Inc.
Thomas T.
LandOfFree
Method of making high voltage vertical field effect transistor w does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making high voltage vertical field effect transistor w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making high voltage vertical field effect transistor w will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776738