Fishing – trapping – and vermin destroying
Patent
1993-10-25
1995-05-02
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 41, 437 29, 257344, H01L 21265
Patent
active
054119014
ABSTRACT:
In a method for constructing a semiconducting device, within a substrate of a first conductivity type there is formed a well of second conductivity type. Within the well, an extended drain region of a first conductivity type is formed. An insulating region over the extended drain region is formed. A gate region is formed on a surface of the substrate. A first side of the gate region is adjacent to a first end of the extended drain region. A drain region of the first conductivity type is formed. The drain region is in contact with a second end of the extended drain region. A source region is formed on a second side of the gate region.
REFERENCES:
patent: 4721986 (1988-01-01), Kinzer
patent: 4811075 (1989-03-01), Eklund
patent: 4978626 (1990-12-01), Poon et al.
patent: 5023678 (1991-06-01), Kinzer
patent: 5237193 (1993-08-01), Williams et al.
Rumennik et al., "Integrated High and Low Voltage CMOS Technology" IEEE 28th Int. Electron Devices Meeting, pp. 77-80, 1982.
Grabowski Wayne B.
Rumennik Vladimir
Dang Trung
Hearn Brian E.
Power Integrations, Inc.
LandOfFree
Method of making high voltage transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making high voltage transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making high voltage transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1136532