Fishing – trapping – and vermin destroying
Patent
1993-09-23
1999-12-21
Niebling, John
Fishing, trapping, and vermin destroying
437110, 437128, H01L 21265, H01L 218258
Patent
active
060041374
ABSTRACT:
A MISFET having a graded semiconductor alloy channel layer of silicon germanium in which the germanium is graded to a single peak percentage level. The single peak percentage level defines the location of the charge carriers within the layer. The transconductance of the device can be optimized by controlling the location of the carriers within the channel.
REFERENCES:
patent: 4994866 (1991-02-01), Awano
patent: 5019882 (1991-05-01), Solomon et al.
patent: 5036374 (1991-07-01), Shimbo
The American Heritage Dictionary, Second College Edition, Boston: Houghton Mifflin Co., 1982, p. 957.
Kasper, E., "Growth and Properties of Si/SiGe Superlattices", MSS-II Proceedings, Kyoto, Japan, p. 703 (1985).
Kiehl, R.A., et al., "Device Physics of Quantum-Well Heterostructure MISFETS", IEDM, p. 70 (1987).
Pearsall, T.P., et al., "Enhancement and Depletion Mode p-channel Ge.sub.x Si.sub.l-x Modulation Doped FETs", IEEE Electron Device Letters, EDL-7:308 (1986).
Lang, D.V., et al., "Measurement of the Band Gap of Ge.sub.x Si.sub.l-x /Si Strained Later Heterostrutures", Appl. Phys. Lett., 47(12):1333 (1985).
Wang, P.J., et al., "Two-Dimensional Hole Gas in Si/Si.sub.0.85 Ge.sub.0.15 /Si Modulation-Doped Double Heterostructures", Appl. Phys. Lett., 54(26):2701 (1989).
Taft, R.C., et al., "Fabrication of a p-channel BICFET in the Ge.sub.x Si.sub.1-x /Si System", Int'l Electron Device Conf. Digest, pp. 570-573 (1988).
Tiwari, S., et al., "Unpinned GaAs MOS Capacitors and Transistors", IEEE Electron Device Letters, 9(9):488 (1988).
Crabbe Emmanuel
Meyerson Bernard Steele
Stork Johannes Maria Cornelis
Verdonckt-Vandebroek Sophie
Booth Richard A.
International Business Machines - Corporation
Niebling John
LandOfFree
Method of making graded channel effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making graded channel effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making graded channel effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-499681