Method of making extended silicide and external contact

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437192, 437200, H01L 21265, H01L 2144

Patent

active

052293076

ABSTRACT:
There is disclosed a process for making high performance bipolar and high performance MOS devices on the same integrated circuit die. The process comprises forming isolation islands of epitaxial silicon surrounded by field oxide and forming MOS transistors having polysilicon gates in some islands and forming bipolar transistors having polysilicon emitters in other islands. Insulating spacers are then formed around the edges of the polysilicon electrodes by anisotropically etching a layer of insulation material, usually thermally grown silicon dioxide covered with additional oxide deposited by CVD. A layer of refractory metal, preferably titanium covered with tungsten, is then deposited and heat treated at a temperature high enough to form only titanium disilicide to form silicide over the tops of the polysilicon electrodes and on top of the bases, sources and drains. Regions of this refractory metal are then masked off such that the electrical contact with the silicide is preserved and so that the refractory metal extends to a contact pad position external to the isolation island. Metal posts can be formed at the contact pad positions and a layer of planarized insulation material is formed so as to leave only the tops of the posts exposed. A layer of metal can then be deposited and etched to make electrical contact with tops of the posts.

REFERENCES:
patent: 4080719 (1978-03-01), Wilting
patent: 4121240 (1978-10-01), Katto
patent: 4124934 (1978-11-01), DeBrebisson
patent: 4249968 (1981-02-01), Gardiner et al.
patent: 4295264 (1981-10-01), Rogers
patent: 4343082 (1982-08-01), Lepselter et al.
patent: 4484211 (1984-11-01), Takemoto et al.
patent: 4521952 (1985-06-01), Riseman
patent: 4567058 (1986-01-01), Koh
patent: 4581623 (1986-04-01), Wang
patent: 4593454 (1986-06-01), Baudrant et al.
patent: 4609568 (1986-09-01), Koh et al.
patent: 4612565 (1986-09-01), Shimizu et al.
patent: 4621276 (1986-11-01), Malhi
patent: 4657628 (1987-04-01), Holloway et al.
patent: 4676866 (1987-06-01), Tang et al.
patent: 4679300 (1987-07-01), Chan et al.
patent: 4690730 (1987-09-01), Tang et al.
patent: 4720908 (1988-01-01), Wills
patent: 4743564 (1988-05-01), Sato et al.
patent: 4746219 (1988-05-01), Holloway et al.
patent: 4764480 (1988-08-01), Vora
Tang et al., IEDM (1985) pp. 590-593.
Beresford, Electronics International (1982) 55:138-145.
Rideout, IBM Tech. Disclosure Bulletin (1983) 26:1250-1251.
Chao et al., IBM Tech. Disclosure Bulletin (1983) 26:2597-2599.
Muller et al., Siemens Forschungs-und Entwicklungsberichte (1984) 13:202-207.
Unknown Author, IBM Technical Disclosure Bulletin (1985) 27:5870-5875.
Chen et al., IEDM (1984) pp. 118-120.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making extended silicide and external contact does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making extended silicide and external contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making extended silicide and external contact will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1760029

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.