Fishing – trapping – and vermin destroying
Patent
1995-12-19
1998-05-19
Niebling, John
Fishing, trapping, and vermin destroying
437 52, 257316, H01L 218247
Patent
active
057535256
ABSTRACT:
A method of forming EEPROM cells. The method includes forming a tunnel oxide layer on a wafer and forming floating gates on the tunnel oxide layer with the floating gate having sidewalls. Isolation regions may be formed adjacent the sidewalls. A conformal ONO layer of dielectric is formed on the floating gate and sidewalls, using Chemical Vapor Deposition. Next, a selective etch material layer is deposited on the wafer over the conformal dielectric layer. A polish stop layer is deposited on the wafer over the selective etch material layer to define an upper polishing surface above the floating gate. The exposed polish stop layer and underlying selective etch material are removed by depositing an oxide layer on the polish stop layer and then polishing the deposited layer coplanar with the polish stop layer which is an upper polishing surface above the floating gates. Exposed portions of the polish stop layer are removed to expose the selective etch layer above the floating gates and above sidewall regions adjacent the sidewalls. Then, the exposed selective etch layer is removed, exposing the conformal dielectric layer. Finally, a control gate may be formed by depositing a control gate layer above the floating gate and within the sidewall region and patterning the control gate layer. The patterned control gates extend over the floating gate and along the floating gate sidewalls. The control gate-floating gate capacitor area includes the floating gate sidewalls.
REFERENCES:
patent: 4209849 (1980-06-01), Schrenk
patent: 4757360 (1988-07-01), Faraone
patent: 4812885 (1989-03-01), Riemenschneider
patent: 5019879 (1991-05-01), Chiu
patent: 5091326 (1992-02-01), Haskell
patent: 5095344 (1992-03-01), Harari
patent: 5111270 (1992-05-01), Tzeng
patent: 5138573 (1992-08-01), Jeuch
patent: 5198380 (1993-03-01), Harari
patent: 5210044 (1993-05-01), Yoshikawa
patent: 5310693 (1994-05-01), Hsue
patent: 5315142 (1994-05-01), Acovic et al.
patent: 5464999 (1995-11-01), Bergemont
patent: 5468663 (1995-11-01), Bertin et al.
patent: 5498560 (1996-03-01), Sharma et al.
patent: 5541130 (1996-07-01), Ogura et al.
patent: 5583066 (1996-12-01), Jung
Hsu Louis Lu-Chen
Ogura Seiki
Peng James
Booth Richard A.
International Business Machines - Corporation
Niebling John
Peterson Jr. Charles W.
LandOfFree
Method of making EEPROM cell with improved coupling ratio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making EEPROM cell with improved coupling ratio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making EEPROM cell with improved coupling ratio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1852372