Semiconductor device manufacturing: process – Chemical etching
Patent
1997-04-25
1999-11-30
Powell, William
Semiconductor device manufacturing: process
Chemical etching
216 14, 216 41, 257735, 438611, 438123, H01L 2100
Patent
active
059942223
ABSTRACT:
A bonding component for electrically connecting a semiconductor chip or wafer to a support substrate includes a dielectric layer having a central region, elongated slots defining the central region, and a peripheral region surrounding the slots. Metallic bonding pads are arranged on the central region, and leads extend from the bonding pads to the edge of the central region and extending partially across the elongated slots. The leads are detached from the peripheral region of the dielectric layer on the side of the slots opposite the central region. The leads are adapted to be deformed during bonding to a semiconductor chip or wafer. To form the bonding component, a dielectric layer is first provided having a central region, slots and a peripheral region. A metallic structure is also provided having bonding pads on the central region, and leads electrically connected to the bonding pads and to a plating bus disposed in the peripheral region. A resist is applied to the metallic structure in zones separating the leads, the metallic structure is plated in regions outside the zones with an etch resistant metal, the resist is removed and the leads are etched so as to form gaps in the metallic structure over the elongated slots.
REFERENCES:
patent: 3689991 (1972-09-01), Aird
patent: 3777365 (1973-12-01), Umbaugh
patent: 4049903 (1977-09-01), Kobler
patent: 4141712 (1979-02-01), Rogers
patent: 4380042 (1983-04-01), Angelucci, Sr. et al.
patent: 4547795 (1985-10-01), Wulff
patent: 4756080 (1988-07-01), Thorp, Jr. et al.
patent: 4772936 (1988-09-01), Reding et al.
patent: 4801999 (1989-01-01), Hayward et al.
patent: 4812421 (1989-03-01), Jung et al.
patent: 4842662 (1989-06-01), Jacobi
patent: 4967261 (1990-10-01), Niki et al.
patent: 4975765 (1990-12-01), Ackermann et al.
patent: 5177863 (1993-01-01), Lam
patent: 5390844 (1995-02-01), DiStefano et al.
patent: 5398863 (1995-03-01), Grube et al.
patent: 5489749 (1996-02-01), DiStefano et al.
patent: 5491301 (1996-02-01), DiStefano et al.
patent: 5536909 (1996-07-01), DiStefano et al.
patent: 5597470 (1997-01-01), Karavakis et al.
patent: 5659952 (1997-08-01), Kovac et al.
DiStefano Thomas H.
Smith John W.
Powell William
Tessera, Inc
LandOfFree
Method of making chip mountings and assemblies does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making chip mountings and assemblies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making chip mountings and assemblies will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1671849