Method of making charge-coupled device and solid-state imaging d

Details Method of making charge-coupled device and solid-state imaging d Method of making charge-coupled device and solid-state imaging d

1993-06-07

1994-04-12

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437920, 437979, H01L 21339

Patent

active

053025458

ABSTRACT:
A charge-coupled device comprises transfer gate electrodes separated from a substrate by a multilayer insulating film, and gate electrodes of MIS transistors separated from the substrate by a single layer insulating film. The multilayer insulating film comprising at least a lower silicon oxide layer of 10 nm to 200 nm thickness and an upper silicon nitride layer of 10 nm to 100 nm thickness. Since each of the gate insulating films of the MIS transistors is the same layer as the lower silicon oxide layer, there occurs no degradation in the transistor characteristics due to the surface states or the trapping states present within the silicon nitride layer.

REFERENCES:
patent: 4742027 (1988-05-01), Blanchard et al.
patent: 4851890 (1989-07-01), Miyatake
patent: 4859624 (1989-08-01), Goto
European Patent Office-search report of 91120041.8, Apr. 10, 1992.

Affiliated with

Also associated with

Rating

Method of making charge-coupled device and solid-state imaging d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making charge-coupled device and solid-state imaging d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making charge-coupled device and solid-state imaging d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2098432