Fishing – trapping – and vermin destroying
Patent
1994-08-26
1996-11-05
Thomas, Tom
Fishing, trapping, and vermin destroying
437 60, H01L 218242
Patent
active
055717438
ABSTRACT:
A two transistor one capacitor DRAM cell configured with respect to a bit line pair and a single word line in which the gates of the two transistors are connected to the single word line and one of the source/drains of each transistor is connected to a respective electrode of the capacitor and the other of the source/drains of the transistors is connected to a respective bit line of a complementary bit line pair. The storage capacitor is a three dimensional structure with both electrodes being electrically well isolated from electrodes of all other cell storage capacitors. A stacked in trench cell fabrication design is disclosed having a buried strap for connecting the outer electrode to a diffusion region of one transistor and a surface strap for connecting the inner electrode to a diffusion region of the second access transistor.
REFERENCES:
patent: 4103342 (1978-07-01), Miersch et al.
patent: 4792834 (1988-12-01), Uchida
patent: 4801989 (1989-01-01), Taguchi
patent: 4816884 (1989-03-01), Hwang et al.
patent: 4833094 (1989-05-01), Kenney
patent: 4978634 (1990-12-01), Shen et al.
patent: 5006910 (1991-04-01), Taguchi
patent: 5041887 (1991-08-01), Kumajai et al.
patent: 5089868 (1992-02-01), Motorami et al.
patent: 5107459 (1992-04-01), Chu et al.
Patent Abstracts of Japan, vol. 15 No. 209 (E-107), May 28, 1991 & JP 3-0057270, Mar. 12, 1991.
IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988, High Density Memory Cell Structure With Two Access Transistors.
Patent Abstracts of Japan, vol. 13, No. 483 (E839) (3831) Nov. 1989 & JP 1-192164, Aug. 2, 1989.
V. L. Rideout and D. D. Spampinato, "Twin Cell Layout for High Speed Random Access Memory", IBM Technical Disclosure Bulletin, vol. 20, No. 7 Dec. 1977.
S. H. Dhong, W. Hwang, and N. C. C. Lu, "High Density Memory Cell Structure with Two Access Transistors", IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988.
T. Kubota, T. Ishijima, et al., "A New Soft-Error Immune Dram Cell with Transistor on a Lateral Epitaxial Silicon Layer (Tole Cell)", Int. Elec. Devices Meeting Technical Digest, 1987, pp. 344-347.
K. Tsukamoto, M. Shimuzu, et al., "Double Stacked capacitor with Self-Aligned Poly Source/Chain Transistor (DSP) Cell for Megabit Dram", Int. Elec. Devices Meeting Technical Digest, 1987, pp. 328-331.
F. Horiguchi, et al. "Process Technologies for High Density, High Speed 16 Megabit Dynamic R am", Int. Elec. Devices Meeting Technical Digest, 1987 pp. 324-327.
Yoshiji Ohta et al., "A Novel Memory Cell Architecture for High-Density DRAMs", Synmposium of VLSI Circuits Digest of Technical Papers, 1989, pp. 101-102.
Shigemi Yoshioka et al., Session I: Megabit DRAMs, ISSCC 87, Wednesday, Feb. 25, 1987.
1988 Symposium on VLSI Technology, Digest of Technical Papers, May, 1988, San Diego.
M. Arienzo, et al. "Trench Planarization and Simultaneous Formation of Buried Contact for High-Density Dram Cells", IBM Technical Disclosure Bulletin, vol. 32, No. 5B, Oct. 1989.
Patent Abstracts of Japan, vol. 11, No. 41, (E478) (2488) Feb. 6, 1987 & JP 61-207058, Sep. 13, 1986.
Patent Abstracts of Japan, vol. 16, No. 97 (E-1176), Mar. 10, 1992 & JP 3-276758, Dec. 6, 1991.
Patent Abstracts of Japan, vol. 13, No. 329 (P-904), Jul. 25, 1989 & JP 1-092994, Apr. 12, 1989.
Henkels Walter H.
Hwang Wei
International Business Machines - Corporation
Thomas Tom
LandOfFree
Method of making buried-sidewall-strap two transistor one capaci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making buried-sidewall-strap two transistor one capaci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making buried-sidewall-strap two transistor one capaci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2014706