Fishing – trapping – and vermin destroying
Patent
1995-06-02
1996-08-20
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437 41A, 437162, H01L 218234
Patent
active
055478859
ABSTRACT:
A semiconductor device comprises a semiconductor substrate (11) having first and second field effect transistors. Each transistor includes a gate electrode (17, 18) formed on the semiconductor substrate with a gate insulating film (15, 16) interposed therebetween. A first side wall spacer (21, 22) formed of one layer of an insulating film on opposite side wall surface of the gate electrode, and source/drain regions (19, 24, 26, 30), each comprising high and/or low impurity concentration regions of the gate electrode (17, 18) on the surface of the semiconductor substrate (11). A second side wall spacer (27, 28) formed of another layer of an insulating film formed at least one side wall surface of the gate electrode (17, 18) of at least said second transistor. The first and/or the second side wall spacers (21, 22, 27, 28) form diffusion masks for adjusting distribution of impurity concentration of the transistors. Due to this structure, the widths of the side wall spacers (21, 22, 27, 28) as diffusion masks which are responsive to required characteristics, are attained for respective side walls of the gate electrodes (17, 18). The semiconductor device of such structure is manufactured by implanting impurity ions between the steps of forming the first and the second side wall spacers (21, 22, 27, 28) and each time covering prescribed region with a resist film (20, 23, 25, 29, 31, 33, 35).
REFERENCES:
patent: 4232327 (1980-11-01), Hsu
patent: 4356623 (1982-11-01), Hunter
patent: 4760033 (1988-08-01), Mueller
patent: 4935379 (1990-06-01), Toyoshina
patent: 4937645 (1990-06-01), Ootsuka et al.
patent: 4949136 (1990-08-01), Jain
patent: 4992389 (1991-02-01), Ogura et al.
patent: 5061975 (1991-10-01), Iniushi et al.
patent: 5183771 (1993-02-01), Mitsui et al.
patent: 5217913 (1993-06-01), Watabe et al.
patent: 5240872 (1993-08-01), Motonami et al.
patent: 5278441 (1994-01-01), Kang et al.
Wolf, "Silicon Processing for the VLSI Era," vol. 2, pp. 432-441, 1990.
Booth Richard A.
Mitsubishi Denki & Kabushiki Kaisha
Wilczewski Mary
LandOfFree
Method of making asymmetric LDD transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making asymmetric LDD transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making asymmetric LDD transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2330395