Fishing – trapping – and vermin destroying
Patent
1991-02-04
1993-06-08
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 48, 437226, H01L 2180, H01L 21304
Patent
active
052179168
ABSTRACT:
A new configurable gate array is defined in a master slice wafer form without borders of the kind currently known between constituent transistor gates, effectively providing a sea of gates over the wafer, interrupted if at all by islands, containing markers or the like; and a resultant application specific integrated circuit formed of such master slice is defined. In the IC, transistor gate cells, which are the same type of cells used for other purposes in the IC, are configured to serve the input and output function. Accordingly, the input and output function may be placed on any location in the IC. As an incident to personalization of the wafer saw lanes are formed of channels that extend over transistor cells and the latter cells are consequently destroyed in slicing the wafer. Means are also disclosed for an improved E-beam lithographic apparatus which permits an IC chip to be placed on an area of a wafer that is occupied by a marker, providing a wiring or macro design that avoids the marker.
REFERENCES:
patent: 4603473 (1986-08-01), Suemitsu et al.
patent: 4942447 (1990-07-01), Park et al.
patent: 4960724 (1990-10-01), Watanabe et al.
patent: 4978633 (1990-12-01), Seefeldt et al.
Anderson James M.
Coulson Andrew R.
Demaioribus Vincent J.
Nicholas Henry T.
Chaudhari C.
Hearn Brian E.
Schivley G. Gregory
Taylor Ronald L.
TRW Inc.
LandOfFree
Method of making an adaptive configurable gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making an adaptive configurable gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making an adaptive configurable gate array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1933771