Method of making a vertical integrated circuit

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438462, 438975, H01L 2118

Patent

active

057669848

ABSTRACT:
A method of making a vertical integrated circuit by providing first and second substrates surfaces of which have layers with circuit structures and metallization planes therein, by providing an etching mask on a primary surface of the first substrate, forming via holes in the first substrate extending through the masking surface and the layers of the first substrate, reducing the thickness of the first substrate from a surface opposite its layer surface, alignedly connecting the first substrate by its reduced surface to the layer surface of the second substrate, subsequent deepening of the via holes to the metallization plane of the second substrate and forming electrical interconnection between the metallization planes in the first and second substrates through the via holes.

REFERENCES:
patent: 3762038 (1973-10-01), Ruggiero
patent: 4295596 (1981-10-01), Doten et al.
patent: 4669175 (1987-06-01), Ray
patent: 4829018 (1989-05-01), Wahlstrom
patent: 4899921 (1990-02-01), Bendat et al.
patent: 4983251 (1991-01-01), Haisma et al.
patent: 5212880 (1993-05-01), Nishiguchi et al.
patent: 5266511 (1993-11-01), Takao
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5376562 (1994-12-01), Fitch et al.
patent: 5380681 (1995-01-01), Hsu
patent: 5401672 (1995-03-01), Kurtz et al.
patent: 5480820 (1996-01-01), Roth et al.
patent: 5489554 (1996-02-01), Gates
patent: 5536974 (1996-07-01), Nishiguchi
patent: 5563084 (1996-10-01), Ramm et al.
patent: 5591678 (1997-01-01), Bendik et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making a vertical integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a vertical integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a vertical integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1725303

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.