Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1979-08-20
1981-08-11
Ozaki, G.
Metal working
Method of mechanical manufacture
Assembling or joining
29576B, 148 15, 148187, 148190, 357 23, H01L 2126
Patent
active
042826462
ABSTRACT:
A method of making a transistor array includes forming a plurality of gate electrodes insulated from a semiconductor substrate having an impurity of a given conductivity, introducing a first impurity having a conductivity opposite to that of the given conductivity into a given region of the substrate which is adjacent to an edge of each of the gate electrodes, introducing a second impurity having the given conductivity into given regions adjacent to selected gate electrodes, the second impurity having a significantly higher diffusivity than that of the first impurity in the semiconductor substrate, and driving the second impurity along the surface of the semiconductor substrate to form in the substrate under each of the selected gate electrodes a region having a concentration of impurity of the given conductivity higher than that of the semiconductor substrate. The transistor array may be used, e.g. to make a read only memory (ROM) by connecting appropriate current sensing means to each of the given regions to indicate the presence or absence of the higher diffusivity impurity when a predetermined voltage is applied to the gate electrodes. In one embodiment, the semiconductor substrate is made of P type conductivity, the first impurity is arsenic which produces N type conductivity regions and the second impurity is boron, which produces P type conductivity. Since boron has a higher diffusivity than arsenic, after they are driven by heating the boron impurity produces a high threshold region under the gate electrode when introduced in sufficiently high concentration.
REFERENCES:
patent: 3390019 (1968-06-01), Manchester
patent: 3914855 (1974-10-01), Cheney et al.
patent: 3950777 (1976-04-01), Tarui et al.
patent: 3996655 (1976-12-01), Cunningham et al.
patent: 4045811 (1977-08-01), Dingwall
patent: 4059826 (1977-11-01), Rodgers
patent: 4070687 (1978-01-01), Ho et al.
patent: 4096522 (1978-06-01), Suzuki et al.
patent: 4131983 (1979-01-01), Matzen
patent: 4142926 (1979-03-01), Morgan
patent: 4161039 (1979-07-01), Rossler
patent: 4173818 (1979-11-01), Bassous
patent: 4208780 (1980-06-01), Richman
patent: 4209349 (1980-06-01), Ho et al.
patent: 4214359 (1980-07-01), Kahng
patent: 4232439 (1980-11-01), Shibata
Cauge et al., Electronics, Feb. 15, 1971, pp. 99-104.
Fortino Andres G.
Geipel, Jr. Henry J.
Heller Lawrence G.
Silverman Ronald
International Business Machines - Corporation
Limanek Stephen J.
Ozaki G.
LandOfFree
Method of making a transistor array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a transistor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a transistor array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1020117