Fishing – trapping – and vermin destroying
Patent
1989-11-30
1992-05-26
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 47, 437 60, 437233, 437235, 437919, H01L 2170, H01L 27108
Patent
active
051167760
ABSTRACT:
A capacitor suitable for use with a DRAM memory cell is composed of multiple layers of polycrystalline silicon. The storage node is formed from a polycrystalline silicon layer sandwiched between two polysilicon ground plate layers. Such a structure nearly doubles the capacitance for a given chip surface area used. First the bottom polycrystalline silicon plate layer is fabricated, followed by an isolation step and fabrication of the storage node polycrystalline silicon layer. Following another isolation step, the polycrystalline silicon top plate layer is then formed and connected to the bottom plate layer.
REFERENCES:
patent: 4403394 (1983-09-01), Shepard et al.
patent: 4475118 (1984-10-01), Klein et al.
patent: 4700457 (1987-10-01), Matsukawa
patent: 4855801 (1989-08-01), Kuesters
patent: 4899203 (1990-02-01), Ino
patent: 4905064 (1990-02-01), Yabu et al.
"Dynamic Semiconductor RAM Structures" A Carbons LJL Fransen, 1984 pp. 75-76.
A New Stacked Capacitor Dram Cell, Shin'Ichiro Kimura, et al. 1988 IDEM Conference Proceedings, pp. 596-599.
3-Dimensional Stacked Capacitor Cell For 16M and 64M Drams, T. Ema, et al. 1988 IDEM Conference Processings, pp. 592-595.
Stacked Capacitor Cells for High-Denisty Dynamic Rams, Hidehiro Watanabe, et al. 1988 IDEM Conference Proceedings, pp. 600-603.
Bryant Frank R.
Chan Tsiu C.
Hearn Brian E.
Hill Kenneth C.
Robinson Richard K.
SGS-Thomson Microelectronics Inc.
Thomas Tom
LandOfFree
Method of making a stacked copacitor for DRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a stacked copacitor for DRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a stacked copacitor for DRAM cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-419351