Fishing – trapping – and vermin destroying
Patent
1993-11-04
1995-08-29
Thomas, Tom
Fishing, trapping, and vermin destroying
437 44, 437 48, 437 52, H01L 218247
Patent
active
054459800
ABSTRACT:
An EEPROM (Electrically Erasable Programmable Read Only Memory) has a structure in which the corners of a floating gate electrode of each memory cell MISFET near the source region thereof are rounded.
The EEPROM is manufactured by a method characterized in that the ions of an impurity at a high dose are implanted in self-alignment with the floating gate electrode and control gate electrode of the memory cell MISFET so as to form the source and drain regions thereof, whereupon an oxidizing treatment is carried out.
REFERENCES:
patent: 4119995 (1978-10-01), Simko
patent: 4142926 (1979-03-01), Morgan
patent: 4161039 (1979-07-01), Rossler
patent: 4356623 (1982-11-01), Hunter
patent: 4373249 (1983-02-01), Kosa et al.
patent: 4409723 (1983-10-01), Harari
patent: 4651406 (1987-03-01), Shimizu et al.
patent: 4698787 (1987-10-01), Mulcherjee et al.
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4835740 (1989-05-01), Sato
patent: 4855246 (1989-08-01), Codella et al.
patent: 4855247 (1989-08-01), Ma et al.
patent: 4918501 (1990-04-01), Komori et al.
patent: 4939558 (1990-07-01), Smayling et al.
patent: 4949140 (1990-08-01), Tam
patent: 5153144 (1992-10-01), Komori et al.
Samachisa, "A 128K Flash EEPROM Using Double-Polysilicon Technology"IEE J.S.S.C. Oct. 1987, pp. 676-683.
Mukhe RJEE, "A Single Transistor EEPROM Cell and its Implementation in a 512K CMOS EPROM", IED 85, pp. 616-618.
Kynett et al, "An In-System Reprogrammable 256 CMOS Flas Memory", ISSCC 88.
Kume, et al "A Flash-Erase EEPROM Cell With an Asymmetric Source and Drain Structure", in IEDM 87, pp. 560-563.
Wolf and Tauber, "Silicon Processing for VLSI Era", Lattice Press, 1986, pp. 321-325.
Komori Kazuhiro
Kume Hitoshi
Meguro Satoshi
Nishimoto Toshiaki
Yamamoto Hideaki
Hitachi , Ltd.
Thomas Tom
LandOfFree
Method of making a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1819177