Method of making a semiconductor device comprising isolation...

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S424000, C438S425000, C438S429000, C438S508000

Reexamination Certificate

active

07547610

ABSTRACT:
By forming isolation trenches of different types of intrinsic stress on the basis of separate process sequences, the strain characteristics of adjacent active semiconductor regions may be adjusted so as to obtain overall device performance. For example, highly stressed dielectric fill material including compressive and tensile stress may be appropriately provided in the respective isolation trenches in order to correspondingly adapt the charge carrier mobility of respective channel regions.

REFERENCES:
patent: 4745081 (1988-05-01), Beyer et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 6486039 (2002-11-01), Yoo et al.
patent: 6657276 (2003-12-01), Karlsson et al.
patent: 2004/0032006 (2004-02-01), Yun et al.
patent: 2004/0063300 (2004-04-01), Chi
patent: 2004/0113174 (2004-06-01), Chidambarrao et al.
patent: 2004/0212035 (2004-10-01), Yeo et al.
patent: 2005/0260806 (2005-11-01), Chang et al.
patent: 2006/0060925 (2006-03-01), Doris et al.
patent: 2006/0091461 (2006-05-01), Chen et al.
patent: 2007/0218645 (2007-09-01), Zhou
patent: 1 304 734 (2003-04-01), None
IBM Technical Disclosure Bulletin, “Improving MOS Performance by Modulation of Stresses in Channels Using Stressed Isolation Trench Dielectric,” Jan. 1998.
PCT International Search Report and Written Opinion from PCT/US2007/020598, dated Jun. 12, 2008.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making a semiconductor device comprising isolation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a semiconductor device comprising isolation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device comprising isolation... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4082021

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.