Method of making a self-aligned dual-bit split gate (DSG) flash

Details Method of making a self-aligned dual-bit split gate (DSG) flash Method of making a self-aligned dual-bit split gate (DSG) flash

1993-10-12

1994-11-15

Pourson, George

Fishing, trapping, and vermin destroying

437 49, H01L 21265

Patent

active

053648064

ABSTRACT:
A method of making an EEPROM cell structure which includes two floating gate transistors separated by a select gate transistor with the select transistor being shared by the two floating gate transistors in programming, reading, and erasing a floating gate transistor. The floating gates of the two transistors are formed from a first polysilicon layer, the control gates of the two transistors are formed from a second polysilicon layer, and the select gate is formed from a third doped polysilicon layer. The channel length of the select gate transistor is fully self-aligned to the floating gate transistors. A word line is formed over the control gates and forms the select gate. The word line runs generally perpendicular to bit lines which contact the drain regions of the two floating gate transistors. Accordingly, a virtual ground flash EEPROM memory array can be fabricated using the EEPROM cell structure.

REFERENCES:
patent: 5138410 (1992-08-01), Takebuchi
patent: 5160986 (1992-11-01), Bellezza
patent: 5212541 (1993-05-01), Bergemont
patent: 5225362 (1993-07-01), Bergemont

Affiliated with

Also associated with

Rating

Method of making a self-aligned dual-bit split gate (DSG) flash does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a self-aligned dual-bit split gate (DSG) flash , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a self-aligned dual-bit split gate (DSG) flash will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1097381