Method of making a reverse self-aligned BIMOS transistor integra

Details Method of making a reverse self-aligned BIMOS transistor integra Method of making a reverse self-aligned BIMOS transistor integra

1990-08-27

1991-07-02

Chaudhuri, Olin

Fishing, trapping, and vermin destroying

437 33, 437 57, 148DIG9, H01L 2174

Patent

active

050285572

ABSTRACT:
A method of forming self-aligned transistors wherein both bipolar and field effect transistors are formed in the same Integrated Circuit simultaneously is described. A heavily doped conductive layer of one conductivity type is formed upon a monocrystalline semiconductor substrate of the opposite conductivity type to that of the one type. The conductive layer may be typically polycrystalline silicon. An insulator layer is formed upon the surface of the conductive layer. Openings with substantially vertical sidewalls are formed through the conductive layer to the semiconductor substrate in the locations of the first element, the emitter for the bipolar and gate for the MOSFET, of the transistors to be formed. The structure is heated to form the heavily doped portions of the second element of said transistors of the one conductivity type by outdiffusing from the conductive layer. The second element is the base where the bipolar transistor is being formed and the source/drain where the field effect transistor is being formed. A uniform thickness conformal insulating layer is then deposited on the insulator layer over the conductive layer and oxidized substrate and preferentially removing the insulating layer from the horizontal surfaces and leaving a sidewall insulating layer upon the substantially vertical sidewalls. The integrated circuit is completed and the appropriate electrical contacts are made to the transistors of the IC.

REFERENCES:
patent: 4209349 (1980-06-01), Ho et al.
patent: 4209350 (1980-06-01), Ho et al.
patent: 4234362 (1980-11-01), Riseman
patent: 4256514 (1981-03-01), Pogge
patent: 4366613 (1983-01-01), Ogura et al.
patent: 4378627 (1983-04-01), Jambotkar
patent: 4419810 (1983-12-01), Riseman
patent: 4784966 (1988-11-01), Chen
patent: 4816423 (1989-03-01), Havemann
patent: 4902640 (1990-02-01), Sachitano et al.

Affiliated with

Also associated with

Rating

Method of making a reverse self-aligned BIMOS transistor integra does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a reverse self-aligned BIMOS transistor integra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a reverse self-aligned BIMOS transistor integra will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1246964