Method of making a packaged semiconductor die including heat sin

Details Method of making a packaged semiconductor die including heat sin Method of making a packaged semiconductor die including heat sin

1996-05-01

1998-03-03

Echols, P. W.

Metal working

Method of mechanical manufacture

Electrical device making

29850, 26427217, H05K 330

Patent

active

057221618

ABSTRACT:
A packaged semiconductor die includes a heat sink having a locking feature that interlocks with the encapsulant encapsulating the die to minimize or eliminate delamination of the encapsulant from the heat sink. A surface of the heat sink can be exposed to the exterior of the encapsulant. The invention applies broadly to packaged integrated circuits including multichip modules and hybrid circuits, as well as to packaged transistors. In one embodiment of the invention, a locking moat has a cross-sectional shape that has, at a first distance beneath a locking surface of the heat sink, a width that is larger than a width at a second distance beneath the locking surface, the second distance being smaller than the first distance. The locking moat can have, for example, a "keyhole" cross-sectional shape or a circular cross-sectional shape. The locking moat can be formed by, for example, stamping or chemical etching. In another embodiment of the invention, the locking feature is a locking region. The locking region can be, for example, a plurality of dimples or deep holes formed by, for instance, stamping, grinding, mechanical or laser drilling, or chemical etching, a roughened area formed by abrading or selective electroplating, or a patterned region formed by coining.

REFERENCES:
patent: 3564352 (1971-02-01), Lehner
patent: 3838984 (1974-10-01), Crane et al.
patent: 4074342 (1978-02-01), Honn et al.
patent: 4105861 (1978-08-01), Hascoe
patent: 4168507 (1979-09-01), Yester, Jr. et al.
patent: 4410927 (1983-10-01), Butt
patent: 4461924 (1984-07-01), Butt
patent: 4480262 (1984-10-01), Butt
patent: 4594770 (1986-06-01), Butt
patent: 4680613 (1987-07-01), Daniels et al.
patent: 4701999 (1987-10-01), Palmer
patent: 4737395 (1988-04-01), Mabuchi et al.
patent: 4769344 (1988-09-01), Sakai et al.
patent: 4773955 (1988-09-01), Mabuchi et al.
patent: 4835120 (1989-05-01), Mallik et al.
patent: 4868349 (1989-09-01), Chia
patent: 4872047 (1989-10-01), Fister et al.
patent: 4888449 (1989-12-01), Crane et al.
patent: 4890152 (1989-12-01), Hirata et al.
patent: 4891687 (1990-01-01), Mallik et al.
patent: 4943844 (1990-07-01), Oscilowski et al.
patent: 4949220 (1990-08-01), Tashiro
patent: 4974057 (1990-11-01), Tazima
patent: 4975761 (1990-12-01), Chu
patent: 4994897 (1991-02-01), Golubic et al.
patent: 4994936 (1991-02-01), Hernandez
patent: 5041902 (1991-08-01), McShane
patent: 5102828 (1992-04-01), Marchisi
patent: 5172214 (1992-12-01), Casto
patent: 5202288 (1993-04-01), Doering et al.
patent: 5235211 (1993-08-01), Hamburgen
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5294828 (1994-03-01), Okumura
patent: 5350713 (1994-09-01), Liang

Affiliated with

Also associated with

Rating

Method of making a packaged semiconductor die including heat sin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a packaged semiconductor die including heat sin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a packaged semiconductor die including heat sin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2238792