Method of making a memory cell capacitor with Ta2O5 dielectric

Details Method of making a memory cell capacitor with Ta2O5 dielectric Method of making a memory cell capacitor with Ta2O5 dielectric

2003-08-19

2004-12-21

Fourson, George (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

C257S068000, C257S071000, C257S303000, C257S306000

Reexamination Certificate

active

06833605

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of semiconductors, and more particularly to a method for making a capacitor in an integrated circuit.
2. Description of the Related Art
A memory cell in an integrated circuit, such as a dynamic random access memory (DRAM) array, typically comprises a charge storage capacitor (or cell capacitor) coupled to an access device such as a Metal Oxide Semiconductor Field Effect Transistor (MOSFET). The MOSFET functions to apply or remove charge on the capacitor, thus effecting a logical state defined by the stored charge. The amount of charge stored on the capacitor is proportional to the capacitance C, defined by C=kk
0
A/d, where k is the relative dielectric constant of the capacitor dielectric, k
0
is the vacuum permittivity, A is the electrode surface area and d is the distance between electrodes.
As integrated circuits are continually scaled down and achieve ever higher levels of integration, the area available for memory cells is being reduced. Nevertheless, each capacitor is still required to maintain a minimum capacitance. It is therefore important that capacitors achieve a high stored charge per footprint or unit of chip area occupied. However, the use of silicon nitride (Si
3
N
4
) as the dielectric in DRAM capacitors is reaching some fundamental limitations as DRAM cells are scaled down. For example, as the Si
3
N
4
film is continually made thinner, leakage current arising from electron tunneling through the dielectric increases. A thicker Si
3
N
4
film is of course unacceptable since a higher distance between electrodes results in lower capacitance and a lowering of the charge able to be stored in the capacitor. Before long, such a limitation will present a barrier to the development of future generations of DRAM cells.
Several techniques have been considered for increasing the total charge capacity of the DRAM cell capacitor without significantly affecting the chip area occupied by the cell. Perhaps the most promising solution is the use of new capacitor dielectrics with higher dielectric constant k values. The decrease in capacitance that would occur were a thicker Si
3
N
4
film to be used is offset by a higher k value. That is, the higher dielectric constant allows a thicker film to be deposited than would be practicable with Si
3
N
4
, while reducing leakage current and providing a level of capacitance that would be unattainable with Si
3
N
4
films. One promising dielectric candidate is tantalum pentoxide (Ta
2
O
5
), which is characterized by an effective dielectric constant significantly higher than conventional dielectrics such as Si
3
N
4
. Whereas k=9 for silicon nitride, Ta
2
O
5
has a dielectric constant of about 25. Therefore, using Ta
2
O
5
enables the creation of much smaller and simpler capacitor structures for a given stored charge requirement.
However, difficulties have been encountered in incorporating Ta
2
O
5
into conventional fabrication flows. For example, after Ta
2
O
5
is deposited on a capacitor electrode, it must be annealed at a high temperature in the presence of a highly oxidizing plasma or ambient. The high temperature converts the amorphous Ta
2
O
5
to crystalline Ta
2
O
5
, which is preferred to achieve a higher dielectric constant. The highly oxidizing plasma or ambient reduces leakage current by ensuring maintenance of the appropriate oxygen content in the dielectric. However, the oxygen diffuses through the Ta
2
O
5
layer and oxidizes elements of the integrated circuit including the bottom electrode of the capacitor, for example, a metal electrode, a diffusion barrier, and an underlying polycrystalline silicon (polysilicon) plug. This oxidization negates the advantages realized by utilizing Ta
2
O
5
over Si
3
N
4
as the capacitor dielectric in the first place. For example, oxygen diffusing through the bottom electrode oxidizes the polysilicon plug. This creates a layer of insulating SiO
2
at the surface of the polysilicon plug which significantly increases resistance at the capacitor to plug interface. One solution is to employ a conductive oxygen barrier to halt the diffusion of the oxidant to structures in the capacitor and integrated circuit. This, however, has proven very difficult and costly to achieve.
Thus, there is a need for an improved method for making a DRAM cell capacitor with a crystalline Ta
2
O
5
dielectric exhibiting low leakage while at the same time possessing a crystalline structure which provides high capacitance.
SUMMARY
The present invention provides a method for making a DRAM cell capacitor that utilizes crystalline Ta
2
O
5
having low leakage characteristics as the dielectric while mitigating oxidation problems. A diffusion barrier layer formed of tantalum nitride (TaN), titanium nitride (TiN), or tantalum silicon nitride (TaSiN) is formed on top of the polysilicon plug, and a bottom capacitor electrode formed from platinum, rhodium, or a platinum-rhodium alloy is formed on the diffusion barrier layer. Ta
2
O
5
is deposited on the bottom electrode and is then annealed at least two times. One of the anneals is a high-temperature anneal in a nitrogen (N
2
) ambient which crystallizes Ta
2
O
5
in an orientation that provides a high dielectric constant. Another anneal is accomplished at low temperature in an ozone (O
3
) ambient, achieving a reduction in leakage current. After the anneals are completed, an upper electrode of platinum, rhodium, or platinum-rhodium alloy is deposited on top of the crystalline Ta
2
O
5
.
Additional advantages and features of the present invention will be apparent from the following detailed description provided in connection with the accompanying drawings which illustrate exemplary embodiments of the invention.


REFERENCES:
patent: 4660277 (1987-04-01), Tei
patent: 5858832 (1999-01-01), Pan
patent: 6130451 (2000-10-01), Hasegawa
patent: 6300653 (2001-10-01), Pan
patent: 6495412 (2002-12-01), Zhu et al.
patent: 6514826 (2003-02-01), Park et al.
patent: 6531372 (2003-03-01), Lee et al.
patent: 6544875 (2003-04-01), Wilk
patent: 6548343 (2003-04-01), Summerfelt et al.
patent: 6580111 (2003-06-01), Kim et al.
patent: 6599807 (2003-07-01), Lim et al.
patent: 6600183 (2003-07-01), Visokay et al.
patent: 2001/0042878 (2001-11-01), Shin
Nobuzo Terao, Jpn. J. of Appl. Phys., vol. 6, No. 1, (1967) 21.###.
Chang Hwan Chun, et al., Mat. Res. Soc. Symp. Proc., vol. 230, (1992) 357.
S.W. Park, et al., J. of Electronic Mat., vol. 21, No. 6, (1992) 635.
Satoshi Kamiyama, et al., J. Electrochem. Soc., vol. 140, No. 6, (1993) 1617.
Il Kim, et al., Jpn. J. Appl. Phys., vol. 33, (1994) 6691.
Il Kim, et al., J. Electronic Mat., vol. 24, No. 10, (1995) 1435.
Tomonori Aoyama, et al., J. Electrochem. Soc., vol. 143, No. 3, (1996) 977.
C. Chaneliere, et al., Mat. Sci. Eng., R22 (1998) 269.
Santhiagu Ezhilvalavan, et al., J. Am. Ceram. Soc., vol. 82, No. 3, (1999) 600.
R. Furukawa, et al., IEEE ISSM Proceeding 1999 (1999) 249.
P.C. Johsi, et al., J. Appl. Phys., vol. 86, No. 2 (1999) 871.
Yong-Bae Park, et al., J. Mat. in Electronics, vol. 10, (1999) 113.
Chich Shang Chang, et al., Jpn. J. Appl. Phys., vol. 38 (1999) 6812.
Jong-Wan Park, et al., Mat. Res. Soc. Symp. Proc. vol. 353, (1995) 483.

Affiliated with

Also associated with

Rating

Method of making a memory cell capacitor with Ta2O5 dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a memory cell capacitor with Ta2O5 dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a memory cell capacitor with Ta2O5 dielectric will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3282405