Fishing – trapping – and vermin destroying
Patent
1990-12-20
1992-06-16
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437208, 437915, 437923, 361392, 361393, 361394, H01L 2170, H01L 700, H01L 500
Patent
active
051224755
ABSTRACT:
A packaging structure mounts integrated circuit chips in a nested, cavity-up configuration, so as to permit access to the modules for reworkability, but without the use of a separate printed circuit board for support and interconnect among the modules. Each monolithic integrated circuit module comprises a cavity-up leadless chip carrier which is affixed to its own dedicated thermally and electrically conductive mounting base, that effectively plugs into an underlying ground plane, heat sink support. The mounting base may comprise of a thin conductive plate having a cylindrical stem, through which the mounting base is retained within an aperture in the underlying support. The underlying support has a plurality of cylindrical stem engaging apertures distributed in a matrix configuration, so that the insertion of a plurality of chip carrier mounting bases into the apertures of the matrix causes the mounting bases to be aligned edgewise in a tight edge-to-edge array. Distributed along edge portions of a mounting base contact regions to which conductive traces from topside wirebond links on the chip extend. Interconnection between chip carriers may be accomplished by elastomeric connectors bridging the contact regions of the mutually aligned edges of the mounting bases. Circuit-to-circuit interconnections are accomplished through IC chip wiring layers or an additional wiring layer in the chip carrier.
REFERENCES:
patent: 4489364 (1984-12-01), Chance et al.
patent: 4509096 (1985-04-01), Baldwin et al.
patent: 4549200 (1985-10-01), Ecker et al.
patent: 4630096 (1986-12-01), Drye et al.
patent: 4630172 (1986-12-01), Stenerson et al.
patent: 4658332 (1987-04-01), Baker et al.
patent: 4667220 (1987-05-01), Lee et al.
patent: 4725878 (1988-02-01), Miyauchi et al.
patent: 4744007 (1988-05-01), Watari et al.
patent: 4744009 (1988-05-01), Grabbe et al.
patent: 4760335 (1988-07-01), Lindberg
patent: 4803595 (1989-02-01), Kraus et al.
patent: 4811082 (1989-03-01), Jacobs et al.
patent: 4827327 (1989-05-01), Miyauchi et al.
patent: 4868712 (1989-09-01), Woodman
patent: 4872844 (1989-10-01), Grebe et al.
patent: 4878846 (1989-11-01), Schroeder
patent: 4890195 (1989-12-01), Heckaman et al.
Heckaman Douglas E.
Higman Roger H.
Chaudhuri Olik
Graybill David E.
Harris Corporation
LandOfFree
Method of making a high speed, high density semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a high speed, high density semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a high speed, high density semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1753492