Fishing – trapping – and vermin destroying
Patent
1994-02-18
1995-05-30
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 90, 437110, 437126, 148DIG72, 148DIG160, H01L 2120, H01L 21265
Patent
active
054200598
ABSTRACT:
A superheterojunction Field Effect Transistor (FET) with a multi-region channel on a Silicon (Si) substrate. The FET is a Metal Semiconductor FET (MESFET) or, alternatively, a Junction FET (JFET). The multi-region channel has: A first region of Si extending from the FET's source to a point under the FET's gate, beyond the gate's midpoint; a second region extending from the first region to the FET's drain, comprised of a superlattice of alternating Si and SiGe layers; and, a third region of Si extending under the first two regions from the source to the drain. The first region has a laterally graded dopant that creates an accelerating electric field. The superlattice structure increases electron mobility and transit velocity.
REFERENCES:
patent: 4261771 (1981-04-01), Dingle et al.
patent: 4792832 (1988-12-01), Baba et al.
patent: 4839310 (1989-06-01), Hollis et al.
patent: 4863877 (1989-09-01), Fan et al.
patent: 4999682 (1991-03-01), Xu et al.
patent: 5008211 (1991-04-01), Yamazaki
patent: 5051372 (1991-09-01), Sasaki
patent: 5081511 (1992-01-01), Tehrani et al.
patent: 5104823 (1992-03-01), Mand
patent: 5104824 (1992-03-01), Clansen et al.
patent: 5142349 (1992-08-01), Zhu et al.
patent: 5155571 (1992-10-01), Wang et al.
patent: 5198879 (1993-03-01), Ohshima
patent: 5219772 (1993-06-01), Baldwin et al.
patent: 5266506 (1993-11-01), Green
P. C. Chao, et al., "Experimental Comparisons in the Electrical Performance of Long and Ultrashort Gate Length GaAs MESFET's" IEEE Electron Device Letters, vol. EDL-3, No. 8, pp. 187-283, Aug., 1982.
P. C. Chao, et al., "Channel-Length Effects in Quarter-Micrometer Gate-Length GaAs MESFET's" IEEE Electron Device Letters, vol. EDL-4, No. 9, pp. 326-328, Sep. 1983.
A. F. Evason, et al., "Fabrication and Performance of GaAs MESFET's With Graded Channel Doping Using FOcused Ion-Beam Implantation" IEEE Electron Device Letters, vol. 9, No. 6, pp. 281-283, Jun. 1988.
M. Patil et al., "Modeling of FETs with Laterally Graded Doping", Solid State Electronics, 32(1989)791.
Mohammad S. Noor
Renbeck Robert B.
Hearn Brian E.
International Business Machines - Corporation
Peterson Jr. Charles W.
Radomsky Leon
LandOfFree
Method of making a high performance MESFET with multiple quantum does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a high performance MESFET with multiple quantum, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a high performance MESFET with multiple quantum will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-361336