Metal working – Method of mechanical manufacture – Electrical device making
Patent
1998-04-10
2000-02-22
Young, Lee
Metal working
Method of mechanical manufacture
Electrical device making
29831, 29840, 29852, 174 521, H05K 336
Patent
active
060265647
ABSTRACT:
A process of making a multilayer printed wiring board assembly. The process includes the steps of providing a first and a second substrate made of a dielectric material; depositing a first wiring pattern on the first substrate and a second wiring pattern on the second substrate with a conductive material; depositing a dielectric material on the first and second wiring patterns and defining a via connecting zone on the first and the second wiring pattern for communicating signals between the first and the second wiring pattern by exposing a selective portion of the first and second wiring patterns; depositing a conductive bonding material on the via connecting zone of one of the first and the second wiring pattern; arranging the first and the second substrate in sandwiched juxtaposition such that the via connecting zones of the first and the second wiring pattern are opposite each other and in substantial alignment with each other so that the conductive bonding material deposited on the one of the via connecting zones contacts another one of the via connecting zones; and curing the deposited bonding material thereby forming a conductive joint connecting the first and the second via connecting zones.
REFERENCES:
patent: 4803450 (1989-02-01), Burgess et al.
patent: 5031308 (1991-07-01), Yamashita et al.
patent: 5048166 (1991-09-01), Wakamatsu
patent: 5199163 (1993-04-01), Ehrenberg et al.
patent: 5220723 (1993-06-01), Okada
patent: 5285570 (1994-02-01), Fulinara
patent: 5384955 (1995-01-01), Booth et al.
patent: 5386627 (1995-02-01), Booth et al.
patent: 5403671 (1995-04-01), Holzmann
patent: 5509200 (1996-04-01), Frankeny et al.
"High Density Multilayers and Materials News from Japan," Prismark Partners LLC, 1996, (2 pages).
Hwang, T.S., "Chip Size Package," Jun. 9, 1997, (3 pages).
"Flip-Chip Mounting Goes Mobile," Special Report, Nikkei Electronics Asia, Aug. 1996 (8 pages), pp. 50-55.
McDermott, B., "The Practical Application of Micro-Via Technology," National Conference on HDIS, Santa Clara, Nov., 1997 (10 pages).
"Flip Chip Underfill," Johnson Matthey; Electronics, 1996 (1 page).
"CSP Packages," Integrated Electronics Engineering Center and Prismark Partners LLC, 1997 (2 pages).
"Compaq, Motorola Lead US Drive for BGA Packages," Special Report, Nikkei Electronics Asia, May 1994, pp. 40-47.
"CSP Packages Get Skintight," Technology Trend, Nikkei Electronics Asia, Apr. 1995, pp. 52-55.
"Sony Puts 20 CSPs in Digital Camcorder," News Focus, Nikkei Electronics Asia, Nov. 1996, p. 40.
Prasad, R., "Reflow Solder Profile Development," Technical Articles on Profiling, ECD (3 pages).
Solder Reflow Technology, (1 page).
"Build-up PCBs Boost Density," Special Report, Nikkei Electronics Asia, Jun. 1995, pp. 34-39.
"13 US Firms Disclose 100VG-AnyLAN Plan," News Focus Nikkei Electronics Asia, May 1995, p. 48.
"Matsushita Designs PCB for 93cm.sup.3, 93g Mobile Phone," News Focus, Nikkei Electronics Asia, Mar. 1997, p. 34.
"Sumitomo, Enplas Market Replaceable MCM Substrate," News Focus, Nikkei Electronics Asia, May 1995, p. 46.
"Toshiba Buried-Bump Wiring Clips Portable Board Footprint," Nikkei Electronics Asia, Jun. 1997, pp. 80-83.
"Inside the Newest Sony Camcorder," Portable Design, May 1997, pp. 28-32.
"Sony DCR-PC7 Camcorder," (1 Page).
"Sony Digital Handycam," Sony Digital Handycam--Mightly Midget (1 Page).
"CSPs on the Sony Camcorder Main Board" (1 page).
"Integrated Electronics Engineering Center," Prismark Partners LLC, 1997, pp. 1-2.
"Flip Chip Time," Prismark Partners LLC, (4 pages).
"Wall to Wall Silicon, CSP and BUM," Prismark Partners LLC, 1996, pp. 1-3.
"Built Up Multilayers building Nicely," Prismark Partners LLC, (3 pages).
"Chip Size Packages--Time To Place Your Bets," Prismark Partners LLC, 1996, (3 pages).
"Chip Size Packaging--Early Experience," Prismark Partners LLC, 1996, (2 pages).
Huang Yu-Wen
Wang Peter
ANG Technologies Inc.
Nguyen Binh-An
Young Lee
LandOfFree
Method of making a high density multilayer wiring board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a high density multilayer wiring board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a high density multilayer wiring board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-511332