Method of making a gaAs power semiconductor device operating at

Details Method of making a gaAs power semiconductor device operating at Method of making a gaAs power semiconductor device operating at

1996-06-19

1997-06-17

Thomas, Tom

Fishing, trapping, and vermin destroying

437126, 437110, H01L 218252

Patent

active

056396775

ABSTRACT:
Disclosed is a GaAs power semiconductor device operating at a low voltage and a method for fabricating the device, the method comprising the steps of sequentially forming a first undoped GaAs buffer layer, a superlattice layer, a second undoped GaAs buffer layer, a channel layer and a surface passivation layer on a semi-insulating GaAs substrate; etching a plurality of layers formed on the substrate using a device isolating mask so as to electrically isolate elements; selectively etching the surface passivation layer to form contact holes for source/drain formation and forming ohmic metallic layers in the contact holes; sequentially removing the surface passivation layer and the channel layer to some deep extent to form a contact hole for gate formation between the source and the drain; forming a gate in the contact hole and at the same time forming source and drain electrodes on the ohmic metallic layers; depositing a first SiN layer over the gate, the source and drain electrodes and the surface passivation layer; selectively etching the first SiN layer so as to expose top surfaces only of the source and drain electrodes; plating a gold layer only on the source and drain electrodes; depositing a second SiN layer over the first SiN layer and the gold layer; and forming a gold coating layer on a rear surface of the substrate. In the device, parasitic carriers in interface between the substrate and the first undoped GaAs buffer layer can be prevented from being introduced into the channel layer by the superlattice layer during operation of the device.

REFERENCES:
patent: 4473939 (1984-10-01), Feng et al.
patent: 4662058 (1987-05-01), Cirillo, Jr. et al.
patent: 4717685 (1988-01-01), Nakajima
patent: 4870478 (1989-09-01), Weitzel et al.
patent: 4939557 (1990-07-01), Pao et al.
patent: 4959326 (1990-09-01), Roman et al.
patent: 4983540 (1991-01-01), Yamaguchi et al.
patent: 5183776 (1993-02-01), Lee
patent: 5284782 (1994-02-01), Jeong et al.
patent: 5343057 (1994-08-01), Gerard et al.
patent: 5405797 (1995-04-01), Brugger
Vuong et al "Sidegating in a GaAs MBE - Grown HFET . . . " IEEE Transactions on Electron Devices; vol. 37, No. 1; pp. 51-57; Jan. 1990.
Lee, et al.: "A GaAs Power MESFET Operating at 3.3V Drain Voltage for Digital Hand-Held Phone"; ETRI Journal vol. 16, No. 4, Jan. 1995; pp. 1-9.
Lee, et al.: "2.9V Operation GaAs Power MESFET with 31.5-dBM Output Power and 64% Power-Added Efficiency"; reprinted from IEEE Electron Device Ltrs. vol. 15, No. 9, Sep. 1994.
Lee, et al.: "2.3V Operation GaAs Power MESFET with 68% Power-Added Efficiency"; GaAs IC Symposium (IEEE), PP. 133-136, 1994.

Affiliated with

Also associated with

Rating

Method of making a gaAs power semiconductor device operating at does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a gaAs power semiconductor device operating at , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a gaAs power semiconductor device operating at will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2157422