Fishing – trapping – and vermin destroying
Patent
1986-11-19
1988-05-17
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 57, 437 58, 437149, 437152, 357 42, 357 91, 357 235, H01L 21265
Patent
active
047450835
ABSTRACT:
An integrated circuit including CMOS transistors and an EPROM device by a method including selectively implanting threshold adjusting atoms of P-type in the channel regions of the N-type transistors while exposing the whole device area of the P-channel transistor. Subsequently, the sources and drains of the N-channel transistors are selectively implanted using the gates as a self-aligning mask portion. The PN-junction capacitance of the sources and drains of the N-channel transistors are thereby kept low and not subject to the degrading effects of the threshold adjusting implant. The P-channel is also affected and source drain capacitances there are reduced so that the speed of all three types of transistors are enhanced. Only high-yield process steps are included.
REFERENCES:
patent: 4196507 (1980-04-01), Baptiste
patent: 4197630 (1980-04-01), Kamprath
patent: 4198252 (1980-04-01), Hsu
patent: 4257826 (1981-03-01), Matalone, Jr.
patent: 4307411 (1981-12-01), Carnes et al.
patent: 4351099 (1982-09-01), Takagi et al.
patent: 4354309 (1982-10-01), Gardiner et al.
patent: 4356042 (1982-10-01), Gedaly et al.
patent: 4495693 (1985-01-01), Iwahashi et al.
patent: 4514893 (1985-05-01), Kinsbron et al.
patent: 4584027 (1986-04-01), Metz, Jr. et al.
patent: 4598460 (1986-07-01), Owens et al.
Hearn Brian E.
Pawlikowski Beverly A.
Sprague Electric Company
LandOfFree
Method of making a fast IGFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a fast IGFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a fast IGFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1881333