Fishing – trapping – and vermin destroying
Patent
1993-09-23
1994-07-19
Thomas, Tom
Fishing, trapping, and vermin destroying
437 47, 437 52, 437919, H01L 2170
Patent
active
053309316
ABSTRACT:
A method is provided for forming a capacitor structure for a memory element of an integrated circuit. The method comprises providing a first conductive electrode, forming a layer of a first dielectric material thereon, opening a via hole through the dielectric layer, providing within the via opening a capacitor dielectric having a higher dielectric strength than the first dielectric, the capacitor dielectric contacting the first electrode, planarizing the resulting structure and then forming a second conductive electrode thereon. Preferably, when the second dielectric comprises a ferroelectric dielectric material, sidewalls of the via opening are lined with a dielectric barrier layer to provide diffusion barrier between the ferroelectric and first dielectric layer. Advantageously, planarization is accomplished by chemical mechanical polishing to provide fully planar topography. The method provides a capacitor of a simple, compact structure which may be integrated with CMOS, Bipolar and Bipolar CMOS processes for submicron VLSI and ULSI integrated circuits.
REFERENCES:
patent: 4759823 (1988-07-01), Asselanis et al.
patent: 5024964 (1991-06-01), Rohrer et al.
patent: 5109357 (1992-04-01), Eaton, Jr.
patent: 5119154 (1992-06-01), Gnadinger
patent: 5122477 (1992-06-01), Wolters et al.
patent: 5122923 (1992-06-01), Matsubara et al.
patent: 5187638 (1993-02-01), Sandhu et al.
patent: 5227855 (1993-07-01), Momose
patent: 5229309 (1993-07-01), Kato
Process Technology Developments for GaAs Ferroelectric Nonvolatile Memory, L. E. Sanchez, I. K. Naik; S. H. Watanabe; I. E. Leybovich; J. H. Madok and S. Y. Wu.
Calder Iain D.
Emesh Ismail T.
Ho Vu Q.
Jolly Gurvinder
Madsen Lynnette D.
de Wilton Angela C.
McMaster University
Northern Telecom Limited
Thomas Tom
LandOfFree
Method of making a capacitor for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a capacitor for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a capacitor for an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-519736