Fishing – trapping – and vermin destroying
Patent
1993-11-19
1994-07-19
Fourson, George
Fishing, trapping, and vermin destroying
437 50, 437186, 437984, 437 48, H01L 21265
Patent
active
053309243
ABSTRACT:
A cost-effective and manufacturable method for producing ROM integrated circuits with closely-spaced self-aligned conductive lines, on the order of 0.3 micrometers apart, is described. Parallel, conductive semiconductor device structures are formed in a semiconductor substrate. An insulating layer is formed over the semiconductor substrate. A first conductive polysilicon layer is formed over the insulating layer. The first conductive polysilicon layer is patterned to form first polysilicon conductor lines which are parallel to each other, and orthogonal to the parallel, conductive semiconductor device structures. A first silicon oxide layer is formed on and between the first polysilicon conductor lines. The first silicon oxide layer is anisotropically etched to produce sidewall structures on the first polysilicon conductor lines. A second silicon oxide layer is formed on and between the first polysilicon conductor lines. A second conductive polysilicon layer is formed over the first polysilicon conductor lines and in openings between the first polysilicon conductor lines. The second conductive polysilicon layer is etched back to form second polysilicon conductor lines, parallel to, between and self-aligned with the first polysilicon conductor lines, and separated from the first polysilicon conductor lines by width of the sidewall structures.
REFERENCES:
patent: 4839305 (1989-06-01), Brighton
patent: 4855248 (1989-08-01), Ariizumi et al.
patent: 4868136 (1989-09-01), Ravaglia
patent: 4904615 (1990-02-01), Okuyama et al.
patent: 4952523 (1990-08-01), Fujii
patent: 5002896 (1991-03-01), Naruke
patent: 5236853 (1993-08-01), Hsue
patent: 5270243 (1993-12-01), Tuan et al.
Chen Kun-Luh
Huang Heng S.
Lo Han-Shen
Wu Te-Sun
Ackerman Stephan B.
Booth Richard A.
Fourson George
Saile George O.
United Microelectronics Corporation
LandOfFree
Method of making 0.6 micrometer word line pitch ROM cell by 0.6 does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making 0.6 micrometer word line pitch ROM cell by 0.6 , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making 0.6 micrometer word line pitch ROM cell by 0.6 will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-519641