Method of jointly forming stacked capacitors and antifuses metho

Details Method of jointly forming stacked capacitors and antifuses metho Method of jointly forming stacked capacitors and antifuses metho

1998-01-28

2000-11-14

Bowers, Charles

Semiconductor device manufacturing: process

Making device array and selectively interconnecting

Using structure alterable to conductive state

438467, 438600, H01L 2182

Patent

active

061469254

ABSTRACT:
A method of jointly forming stacked capacitors and antifuses includes, a) providing a common layer of electrically conductive material to form both a capacitor storage node and an inner antifuse plate; b) providing a common layer of dielectric material over the capacitor storage node and the inner antifuse plate, the common layer of dielectric material comprising both an intervening capacitor dielectric element and an intervening antifuse dielectric element, the common layer of dielectric material having a first breakdown voltage per unit length value for a given current per unit area; c) providing a common layer of electrically conductive material over the common layer of dielectric material to form both a capacitor cell layer and an outer antifuse plate; d) providing a lateral edge of the outer antifuse plate and a lateral edge of the intervening antifuse dielectric element; and e) depositing an antifuse breakdown layer of dielectric material over the lateral edges of the outer antifuse plate and the intervening antifuse dielectric element, the antifuse breakdown layer having a second breakdown voltage per unit length value for the same given current per same unit area which is lower than said first breakdown voltage per unit length value. Novel antifuse constructions, integrated circuitry and method of blowing antifuses are also disclosed.

REFERENCES:
patent: 4630355 (1986-12-01), Johnson
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5208177 (1993-05-01), Lee
patent: 5219782 (1993-06-01), Liu et al.
patent: 5244836 (1993-09-01), Lim
patent: 5250464 (1993-10-01), Wong et al.
patent: 5324681 (1994-06-01), Lowrey et al.
patent: 5365105 (1994-11-01), Liu et al.
patent: 5440167 (1995-08-01), Iranmanesh
patent: 5508220 (1996-04-01), Eltoukhy et al.
patent: 5557136 (1996-09-01), Gordon et al.
patent: 5592016 (1997-11-01), Go et al.
patent: 5663091 (1997-09-01), Yen et al.
patent: 5726483 (1998-03-01), Dennison
patent: 5756393 (1998-05-01), Dennison
Shigehiro Kuge et al., "A 0.18.mu.m 256Mb DDR-SDRAM with Low-Cost Post-Mold-Tuning Method for DLL Replica"; 2000 IEEE Int 'l. Solid-State Circuits Conf. Digest of Technical Papers, Feb. 2000.
Joo-Sun Choi, et al., "Antifuse EPROM Circuit for Field Programmable Dram", 2000 IEEE Int'l. Solid-State Circuits Conf. Digest of Technical Papers, Feb. 2000.

Affiliated with

Also associated with

Rating

Method of jointly forming stacked capacitors and antifuses metho does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of jointly forming stacked capacitors and antifuses metho, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of jointly forming stacked capacitors and antifuses metho will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2064169