Method of invoking a power-down mode on an integrated circuit by

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327 18, H03L 700

Patent

active

061475289

ABSTRACT:
An integrated circuit comprises means responsive to a normally changing signal at an input of the integrated circuit to implement a primary function of the circuit, and means for monitoring this normally changing signal at the input in question of the integrated circuit. This monitoring means is responsive to suspension of the normally changing signal to communicate a signal for implementation of a secondary function of the circuit. In an exemplary embodiment, the invention is directed towards implementation of power-down of the circuit, without using an explicit power-down or reset pin. An input signal which normally changes at minimum rate, e.g. preferably a clock signal, is held in a fixed state for a minimum duration to invoke the reset or power-down mode. An integrated circuit may thus be powered-down or reset where no explicit power-down or reset pin is available.

REFERENCES:
patent: 4350975 (1982-09-01), Haque et al.
patent: 4434403 (1984-02-01), Chang
patent: 4528629 (1985-07-01), Breitling
patent: 4737723 (1988-04-01), Mita
patent: 4847782 (1989-07-01), Brown, Jr. et al.
patent: 5350411 (1994-09-01), Ryan et al.
patent: 5523708 (1996-06-01), Yamasaki
patent: 5619204 (1997-04-01), Byrne et al.
patent: 5714955 (1998-02-01), Reay et al.
patent: 5739708 (1998-04-01), LeWalter
"Complete SO-8, 12-Bit, 400ksps ADC with Shutdown", (LTC 1400), Linear Technology, May 1996.
"Single/Dual, +3V/+5V Dual-Speed Comparators with Auto-Standby", (MAX975/MAX977), Maxim, Sept., 1996.
"+3.OV to +5.5V, 1 uA, up to 250kbps, True RS-232 Transceiver with AutoShutdown Plus", (MAX3238), Maxim, Sept., 1996.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of invoking a power-down mode on an integrated circuit by does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of invoking a power-down mode on an integrated circuit by, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of invoking a power-down mode on an integrated circuit by will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2068601

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.