Method of interconnect in an integrated circuit

Details Method of interconnect in an integrated circuit Method of interconnect in an integrated circuit

1994-09-12

1996-04-23

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437195, 437192, 437245, H01L 2144, H01L 2148

Patent

active

055102980

ABSTRACT:
An integrated circuit interconnect structure is provided, along with a method of forming the integrated circuit interconnect structure. A semiconductor material layer has an elongate trench formed therein. A conducting region is disposed in the trench. An insulator region overlies the conducting region. One or more contact regions are disposed through the insulator region to contact the conducting region.

REFERENCES:
patent: 4541168 (1985-09-01), Galie et al.
patent: 4728623 (1988-03-01), Lu et al.
patent: 4745081 (1988-05-01), Beyer et al.
patent: 4879257 (1989-11-01), Patrick
patent: 4903189 (1990-02-01), Ngo et al.
patent: 4910572 (1990-03-01), Kameyama
patent: 4916524 (1990-04-01), Teng et al.
patent: 4977439 (1990-12-01), Esquivel et al.
patent: 5075753 (1991-12-01), Kozono
patent: 5098862 (1992-03-01), Ditchek et al.
patent: 5181089 (1993-01-01), Matsuo et al.
T. Sakurai and K. Tamaru "Simple Formulas for Two- and Three-Dimensional Capacitances" IEEE Transactions on Electron Devices vol. Ed. 30, No. 2, Feb. 1983, pp. 183-185.
Wolf, Silicon Processing for the VLSI Era, vol. 2-Process Integration pp. 143-144, 1990, Lattice Press.

Affiliated with

Also associated with

Rating

Method of interconnect in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of interconnect in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of interconnect in an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2308283