Method of integrated circuit chips design

Details Method of integrated circuit chips design Method of integrated circuit chips design

1992-05-12

1994-09-13

Black, Thomas G.

Boots, shoes, and leggings

364491, G06F 1560

Patent

active

053474651

ABSTRACT:
An automated, custom personalization process for generating integrated gate array chips is defined which enhances yield and reliability potential. Unused data provided in the general purpose design is deleted through a selective detection procedure based on circuit utilization.

REFERENCES:
patent: 4500963 (1985-02-01), Smith et al.
patent: 4613941 (1986-09-01), Smith et al.
patent: 4651190 (1987-03-01), Suzuki et al.
patent: 4651284 (1987-03-01), Watanabe et al.
patent: 4829014 (1989-05-01), Yerman
patent: 4880754 (1989-11-01), Correale
patent: 4910574 (1990-03-01), Aipperspach et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4960724 (1990-10-01), Watanabe et al.
patent: 4964057 (1990-10-01), Yabe
patent: 5023701 (1991-06-01), Sharpe-Geisler
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5247456 (1993-09-01), Ohe et al.
IBM Technical Disclosure Bulletin, Selective Removal of Polysilicon To Obtain Improved Masterslice, vol. 31, Sep. 1988.

Affiliated with

Also associated with

Rating

Method of integrated circuit chips design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of integrated circuit chips design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of integrated circuit chips design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1125284