Boots – shoes – and leggings
Patent
1995-06-19
1996-08-06
Pan, Daniel H.
Boots, shoes, and leggings
395309, 364490, 364491, G06F 1517, G06F 1126
Patent
active
055440886
ABSTRACT:
A method is provided to assign component I/O (input/output, the interface area between levels of physical packaging) pins for all components at each level of the computer system. In a hierarchical, top-down design methodology, the I/O pins for each computer system component are assigned to nets (a net is an interconnection of pins on a level of packaging, or between levels of packaging) based on wire length, electrical limits and timing. Parameters that are considered are net priority (the importance of this net to the system, relative to other nets in the system), location of physical components, location of physical component I/Os at all computer system levels of physical packaging hierarchy, and I/O pin characteristics. An iterative method is used to assign and reassign I/O pins at each level based on timing. As I/Os are reassigned at each lower component level, new assignments are made at all higher levels of the system packaging hierarchy based on the changed parameters at the lower level. I/Os assignment by this method for a computer system package design reduces the occurance of any critical nets failing length, electrical or timing constraints due to poor I/O assignments. The method has built in checks to avoid being trapped in an NP complete situation (a form of endless loop).
REFERENCES:
patent: 3603771 (1971-09-01), Isett et al.
patent: 3702004 (1972-10-01), Eskew et al.
patent: 4500963 (1985-02-01), Smith et al.
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4752887 (1988-06-01), Kuwahara
patent: 4852015 (1989-07-01), Doyle, Jr.
patent: 4852016 (1989-07-01), McGehee
patent: 4855929 (1989-08-01), Nakajima
patent: 4890238 (1989-12-01), Klein et al.
patent: 4967367 (1990-10-01), Piednoir
patent: 5046017 (1991-09-01), Yuyama et al.
patent: 5119317 (1992-06-01), Narikawa et al.
patent: 5151868 (1992-09-01), Nishiyama et al.
patent: 5168455 (1992-12-01), Hooper
patent: 5187668 (1993-02-01), Okude et al.
patent: 5191542 (1993-03-01), Murofushi
patent: 5229953 (1993-07-01), Isozak et al.
patent: 5231589 (1993-07-01), Itoh et al.
patent: 5231590 (1993-07-01), Kumar et al.
patent: 5272645 (1993-12-01), Kanakami et al.
Aubertine Matthew E.
Beyzavi Kianoush
Broker Harold J.
Checca Ronald P.
Granato Michael A.
Aitken Richard L.
Augspurger Lynn L.
International Business Machines - Corporation
Pan Daniel H.
LandOfFree
Method of I/O pin assignment in a hierarchial packaging system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of I/O pin assignment in a hierarchial packaging system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of I/O pin assignment in a hierarchial packaging system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196842