Method of generating power vectors for cell power dissipation si

Details Method of generating power vectors for cell power dissipation si Method of generating power vectors for cell power dissipation si

1996-08-26

1997-09-30

Teska, Kevin J.

Boots, shoes, and leggings

364489, 364490, 364578, G06F 1750

Patent

active

056734204

ABSTRACT:
A method of generating power vectors to calculate power dissipation for a circuit cell is provided. The method involves formulating the Boolean equations (30) that describe the logical operation for a circuit cell (10). Primitive power vectors that cause an output to transition are generated (32) using Boolean difference functions. Internal power vectors that cause an internal node to transition without transitioning the output are generated (34) using Boolean difference functions. Static power vectors with all possible steady state inputs are also generated (36). The power vectors are minimized (38) to eliminate redundant vectors. The resulting power vectors can be used in a circuit simulation in evaluating (40) the power dissipation of a designed logic circuit.

REFERENCES:
patent: 4621339 (1986-11-01), Wagner et al.
patent: 5384720 (1995-01-01), Ku et al.
patent: 5392227 (1995-02-01), Hiserote
patent: 5394346 (1995-02-01), Milsom
patent: 5406497 (1995-04-01), Altheimer et al.
Devadas et al., "Estimation of Power Dissipation in CMOS Combinational Circuits Using Boolean Function Manipulation",IEEE Trans on CAD, vol. 11, No. 3, Mar. 1992 pp. 373-383.
Devadas et al, "Boolean Minimization & Algebraic Factorization Procedures for fully Testable Sequential Machines", IEEE, 1989.
Devadas et al., "Boolean Decomposition in Multi-Level Logic Optimization", IEEE, 1988.
Devadas et al., "Exact Algorithms for Output Encoding, State Assignment, and Four-Level Boolean Minimization", IEEE Trans on CAD, vol. 10, No. 1, Jan. 1991, pp. 13-27.
Perkins et al., "An Algorithm for Identifying and Selecting the Prime Implicants of a Multiple-Output Boolean Function", IEEE Trans on CAD, vol. 7, No. 11, Nov. 1988, pp. 1215-1218.
Devadas, "Minimization of Functions with Multiple-Valued Outputs: Theory & Appl." IEEE pp. 308-315.
Devadas et al., "Estimation of Power Dissipation in CMOS Combinational Circuits", IEEE Custom IC Conf 1990, pp. 19.7.1-19.7.6.

Affiliated with

Also associated with

Rating

Method of generating power vectors for cell power dissipation si does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of generating power vectors for cell power dissipation si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating power vectors for cell power dissipation si will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2263935