Boots – shoes – and leggings
Patent
1996-11-18
1998-12-29
Trammell, James P.
Boots, shoes, and leggings
395701, 395702, 395704, 395564, 395567, 395568, 395500, 364578, 364488, 364489, 364490, 364491, G06F 300
Patent
active
058549293
ABSTRACT:
The present invention concerns a method of generating code for a programmable processor and comprises several steps. The first step is representing the processor as a directed bipartite graph with first and second sets of vertices and with edges, the graph comprising essentially all information about an instruction set and hardware of the processor, the first set of vertices representing storage elements in the processor, and the second set of vertices representing operations in the processor. The second step includes linking the graph to tools and libraries required for generating code for the processor. The last step is executing the required code generation phases, whereby the required information about the processor is extracted from the graph. The present invention also concerns the application of this method.
REFERENCES:
patent: 5163016 (1992-11-01), Har'El et al.
patent: 5168441 (1992-12-01), Onarheim et al.
patent: 5513122 (1996-04-01), Chang et al.
patent: 5522063 (1996-05-01), Ashar et al.
patent: 5568396 (1996-10-01), Bamji et al.
patent: 5568636 (1996-10-01), Koford
C.G. Bell and A. Newell, Computer Structures: Readings and Examples, McGraw-Hill, New York, 1971, pp. 30-33.
R. Steven Glanville, et al., "A New Method for Complier Code Generation," Proceedings of the 5th Annual ACM Symposium on Principals of Programming Languages, 1978, pp. 231-240.
David Landskov, et al., "Local Microcode Compaction Techniques," Computing Surveys, vol. 12, No. 3, Sep. 1980, pp. 261-294.
Robert A. Mueller, et al., "Flow Graph Machine Models in Microcode Synthesis," 16th Annual Microprogramming Workshop (Micro 16), ACM, 1983, pp. 159-167.
Alfred V. Aho, et al., "Code Generation Using Tree Matching and Dynamic Processing," ACM Transactions on Programming Languages and Systems, vol. 11, No. 4, Oct. 1986, pp. 491-516.
Lothar Nowak, et al., "Verification of Hardware Descriptions by Retargetable Code Generation," 26th ACM/IEEE Design Automation Conference, Paper 28.2, 1989, pp. 441-447.
Jack W. Davidson, et al., "The Design and Application of a Retargetable Peephole Optimizer," ACM Transactions on Programming Languages and Systems, vol. 2, No. 2, Apr. 1990, pp. 191-202.
David Gordan Bradlee, "Marion Code Generation Construction System," Chapter 3 of Ph.D. Thesis: Retargetable Instruction Scheduling for Pipelined Processor, University of Washington, 1991, pp. 13-24.
A. Fauth, et al., "Automated Generation of DSP Program Development Tools Using A Machine Language Description Formalism," Proceedings of IEEE, ICASSP '93, IEEE, Minneapolis, 1993, four pages.
Johan Van Praet, et al., "Instruction Set Definition and Instruction Selection for ASIPs," Symposium on High Level Synthesis, Ontario, Canada, May 18-20, 1994, pp. 11-16.
Pierre G. Paulin, et al., "DSP Design Tool Requirements for Embedded Systems: A Telecommunications Industrial Perspective," Journal of VLSI Signal Processing, vol. 9, 1995, pp. 23-47.
A. Fauth, et al., "Describing Instruction Set Processors Using nML," Proceedings of European Design & Test Conference '95, Paris, France, Mar. 6-9, 1995, five pages.
Geurts Werner Gustaaf Theresia
Goossens Gert Lodewijk Huibrecht
Lanneer Dirk
Van Praet Johan Roland
Interuniversitair Micro-Elektronica Centrum (IMEC vzw)
Nguyen Cuong H.
Trammell James P.
LandOfFree
Method of generating code for programmable processors, code gene does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of generating code for programmable processors, code gene, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating code for programmable processors, code gene will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1430141