Method of generating addresses to a paged memory

Details Method of generating addresses to a paged memory Method of generating addresses to a paged memory

1975-03-26

1976-08-24

Zache, Raulfe B.

Communications: electrical

Digital comparator systems

G06F 920

Patent

active

039769780

ABSTRACT:
An input-output processing system which performs communication and control functions in a larger data processing system includes a processor for address development to paged memory and program instruction execution for I/O command sequences. In generating memory addresses, instructions are provided an address syllable which references a processor register as an index and a displacement. The contents of the register and the displacement define a memory effective address. A scratchpad memory is provided for storing page table words in levels corresponding to priority levels of processes, and stored page table words are accessed according to the least significant bits of the page number of the effective address. A page base address is taken from an accessed page table word and is concatenated with the effective address to define an absolute memory address.

REFERENCES:
patent: 3270324 (1966-08-01), Meade et al.
patent: 3510847 (1970-05-01), Carlson et al.
patent: 3614746 (1971-10-01), Klinkhamer
patent: 3854126 (1974-12-01), Gray et al.

Affiliated with

Also associated with

Rating

Method of generating addresses to a paged memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of generating addresses to a paged memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of generating addresses to a paged memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-781770