Excavating
Patent
1992-03-09
1993-03-16
Beausoliel, Robert W.
Excavating
371 511, 371 251, G11C 2900
Patent
active
051950960
ABSTRACT:
A method of functionally testing cache tag RAMs in processor systems where the kernel is typically inaccessible. A test program first determines whether a fault exists at all within the cache tag RAM. If a fault is determined to exist, the faulty RAM location is exercised by sequentially applying patterns of ones and zeros until the pattern of bits actually present at the faulty tag RAM location is determined. A comparison of this pattern of bits with the expected bit pattern provides information as the precise location of the fault so as to permit replacement of defective chips.
REFERENCES:
patent: 3714403 (1973-01-01), Ammann et al.
patent: 3789204 (1974-01-01), Barlow
patent: 4058851 (1977-11-01), Scheuneman
patent: 4112502 (1978-09-01), Scheuneman
patent: 4483003 (1984-11-01), Beal
patent: 4575772 (1986-03-01), Keeley
patent: 4577289 (1986-03-01), Comerford et al.
patent: 4698747 (1987-10-01), Thompson et al.
patent: 4715034 (1987-12-01), Jacobson
patent: 4724518 (1988-02-01), Steps
patent: 4799220 (1989-01-01), Nielsen
patent: 4873705 (1989-10-01), Johnson
patent: 4920536 (1990-04-01), Hammond et al.
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4959835 (1990-09-01), Yosida et al.
patent: 5003506 (1991-03-01), Itaya
Beausoliel Robert W.
Chung Phung My
John Fluke Mfg. Co. Inc.
Noe George T.
LandOfFree
Method of functionally testing cache tag RAMs in limited-access does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of functionally testing cache tag RAMs in limited-access , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of functionally testing cache tag RAMs in limited-access will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-356299