Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-10-21
2000-07-11
Fourson, George
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438426, 438435, 438911, H01L 21762
Patent
active
060872438
ABSTRACT:
The quality of an ultra thin gate oxide film, particularly at the edges of a shallow trench isolation structure, is improved employing a double sacrificial oxide technique. After trench filling and planarization, the pad oxide layer thickness is increased during trench fill densification in an oxidizing atmosphere. The pad oxide is then removed exposing the substrate surface and trench edges. A second sacrificial oxide is formed consuming part of the substrate surface. The second sacrificial oxide is then removed along with defects in the substrate surface prior to gate oxide and gate electrode formation.
REFERENCES:
patent: 4954459 (1990-09-01), Avanzino et al.
patent: 5316965 (1994-05-01), Philipossian et al.
patent: 5447884 (1995-09-01), Fahey et al.
patent: 5516721 (1996-05-01), Galli et al.
patent: 5786262 (1998-07-01), Jang et al.
patent: 5811346 (1998-09-01), Sur et al.
patent: 5885883 (1999-03-01), Park et al.
patent: 5895254 (1999-04-01), Huang et al.
Advanced Micro Devices , Inc.
Fourson George
LandOfFree
Method of forming trench isolation with high integrity, ultra th does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming trench isolation with high integrity, ultra th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming trench isolation with high integrity, ultra th will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-541844